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Abstract
A Nonintursive Load Monitor (NILM) is a device that determines the operating
schedule of electric loads by properly locating and identifying transient events in
the spectral envelopes of the current waveform measured at the utility service entry.
The spectral envelopes of the current waveform are the coefficients of its time varying
Fourier series representation and as such can be estimated by low-pass filtering the
current mixed with appropriate basis sinusoids.
Spectral envelope estimators have been termed pre-processors. In this thesis,
two pre-processors were designed. The first utilizes magic sine waves as the basis
functions instead of sinusoids. The second is a digital pre-processor developed on a
digital signal processor. The digital design was used in complete NILM platforms
and its performance is analyzed to determine the quality of the envelopes produced.
Finally, avenues for further work on the digital pre-processing unit are suggested.
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Chapter 1
Introduction
Monitoring the use of electric loads in a building is of increasing commercial and
industrial interest. Utility companies use the information provided by such monitor-
ing to determine how they must grow and develop in order to profitably meet the
changing demands of consumers. Electric load monitoring presents practical chal-
lenges. In the past, gathering useful information has meant metering electronics for
each individual load of interest. This technique is as tedious and time consuming as
it is expensive. A better solution is the Nonintrusive Load Monitor (NILM) which
determines the operating schedule of electric loads solely from measurements of volt-
age and current made at the utility service entry of a building [9], [20]. The NILM
saves time and expense in that monitoring equipment need only be installed in one
convenient location.
Initial attempts at nonintrusive monitoring used changes in steady state real and
reactive power to identify loads [6]. Such a NILM fails if forced to distinguish loads
that draw identical steady state power. This scenario is not unlikely given the trend
towards power factor correction in modern loads [22]. In contrast, transient behavior
is rarely similar from one load to another because it is strongly dependent upon
the physical task that a given load must perform. Transient behavior even remains
unique for power factor corrected loads. More recent implementations of the NILM
make use of a Multiscale Transient Event Detector (TED) to distinguish loads by
examining transient signatures [8], [10]. The TED locates and identifies sections
of significant variation, or v-sections, in the current waveform observed from the
service entry. Isolation of interesting v-sections through direct examination of the
observed current is complicated by the presence of constant frequency, or "carrier
wave", clutter. Looking instead at the current's spectral envelopes eliminates constant
frequency components while preserving useful v-sections.
The spectral envelopes of the current waveform are the coefficients of its time
varying Fourier series representation. As such, they can be calculated from
2 t 27
ak(t)= - fx(T) sin[k (T)] dT (1.1)
T t-r T
and
2 t 27r
bk(t) T Ix(17) cos[k (-7)] dT. (1.2)
Here, k ranges over the set of non-negative integers, T is a real period of time, and
x(T) represents the current [11]. The basis sinusoids are line-locked with respect to
the utility voltage waveform. If the utility voltage is presumed to be a sine wave
the envelopes ak(t) and bk (t) then represent the in-phase and quadrature harmonic
content of the current, respectively.
Equations 1.1 and 1.2 are equivalent to
2 0- 27
ak(t) = o- x(Tr) sin[k T(7)] [u(t - T) - u(t - T - T)] dT (1.3)
and
bk(t) 2=  x(T) cos[k (T)] [u(t - T) - u(t - T - T)] dT. (1.4)T -oo T
Thus, the envelopes result from convolving the current, mixed with an appropriate
basis sinusoid, with a pulse of unit height and time duration T. Convolution in
the time domain is multiplication in the frequency domain, so ak(t) and bk(t) can
be calculated by passing the mixed signal through a filter with the same frequency
response as the pulse [u(t) - u(t - T)]. Such a pulse has a sn frequency response,
which is roughly low-pass in nature. This fact allows for estimation of the envelopes,
with good results, by utilizing a simple low-pass filter (LPF) following a mixing
operation that multiplies the observed current with a basis sinusoid.
Circuit boards that perform spectral envelope estimation pre-process the observed
current for use in follow on event detection and so have been termed pre-processors.
Many iterations of these pre-processing boards have been designed and constructed
in the Laboratory for Electromagnetic and Electronic Systems at MIT. The most
recent uses digital-to-analog converters (DAC) to mix the current with stored basis
sinusoids [11]. The current serves as the analog voltage reference for the DAC's
as they convert the digitized sinusoid samples. Sixteen DAC's provide for sixteen
estimated envelopes or channels. The entire mixing process is synchronized with the
service voltage. The synchronization is necessary if the envelopes are to take the form
of meaningful physical quantities. For example, choosing k and T in Equations 1.1
and 1.2 such that the sinusoids have a period equal to that of the voltage will cause
ak(t) to take the form of real power if the sin[k0 (T)] waveform is in phase with the
voltage. Likewise, bk(t) will become proportional to reactive power if the cos[kr(T)]
waveform is 900 out of phase with the voltage. Synchronization is maintained with
a phase locked loop. Analog LPF's extract the slowly varying average of the mixed
signals, thus providing estimates of the spectral envelopes ak(t) and bk(t).
The current pre-processor board yields the best performance to date but it still
has limitations. It is expensive to make. It is cumbersome to change key features of
the board such as the breakpoint of the LPF's and the basis sinusoids used. Finally
the board has limited dynamic range mostly due to the presence of digital switching
noise. For these reasons, new designs for spectral envelope pre-processors are explored
in this thesis.
1.1 Thesis Outline
This thesis discusses the design of two pre-processors. Chapter 2 develops the concept
of "magic" sine waves and presents a pre-processing board which uses these approx-
imations to sinusoids as basis functions. Chapter 3 explores a digital pre-processing
unit (DPU) which relies on a digital signal processor (DSP). Chapter 4 is concerned
with the deployment of DPU's in complete NILM platforms, while Chapter 5 contains
performance results for the digital approach and possible avenues for further work.
Chapter 2
Spectral Envelope Estimation
with Magic Sine Waves
Designing circuitry to mix a signal with a variety of basis sinusoids poses a difficult
problem. As has been discussed, previous pre-processor designs have used multiplying
DAC's to mix digitized sinusoids with a signal. The DAC's themselves can be rather
expensive and much memory is needed to store the sinusoids. Replacing the sinusoids
with binary waveforms would greatly reduce both the cost and amount of circuitry
needed to perform the mixing. A binary waveform is one that can only assume one
of two distinct values.
Binary waveforms can be thought of as sinusoids with the addition of higher
harmonics. When mixed with the current, their higher harmonics can cause them to
alias the current's faster frequency components. Development of binary waveforms
whose additional harmonic content is limited to frequencies greater than the fastest
frequency of the current would eliminate the aliasing problem. Magic sine waves are
such waveforms.
2.1 Magic Sine Waves
Magic sine waves are binary patterns whose transitions do not occur at a fixed fre-
quency. This fact allows them to be constructed in such a way as to maximize a desired
fundamental harmonic while pushing unwanted harmonics to higher frequencies. If
the unwanted harmonics are pushed higher than the fastest frequency component of
the current, aliasing ceases and these binary patterns act "magically" like sine waves
when used as the mixing basis functions.
One approach for generating magic sine waves begins by dividing a period of time
into n bins of equal time duration. Half the bins are then assigned a value of 1 while
the other half are assigned a value of -1. Finally, all possible bin sequences are
searched exhaustively to find the most desirable harmonic distribution.
Exhaustive searches become computationally prohibitive as n grows. Since larger
values of n allow for more freedom in the alteration of harmonic distribution, there
is strong motivation to find another approach. The method of simulated annealing is
one alternative. This method is analogous to the physical process of annealing metals
and allows for the approximate minimization of a harmonic distortion loss function
in a reasonable amount of time [21]. Section B.1 of Appendix B shows the details of
this approach as implemented in MATLAB/OCTAVE.
Figure 2-1 shows the harmonic distribution of two magic sine waves designed with
the simulated annealing method. They have been constructed to optimize 1 st and
5 th harmonic content, respectively, while suppressing all other harmonics up to the
4 0th . To show that these desired characteristics have been well met, the distributions
have been plotted as a percentage of the fundamental harmonic of interest. This
implies that the value of the I"t harmonic for the plot on the left and the value of
the 5 th harmonic for the plot on the right should both be 100%. The value of both
of these harmonics is indeed 100% but in order to better see the other harmonics the
horizontal axis is only plotted from 0 to 10%.
The question still remains as to how well these two magic sine waves will act like
sinusoids when used as the basis functions in spectral envelope estimation. To answer
this question a waveform rich in the 1 st, 3 rd, 5 th, 6 th, 1 1 th, 1 5 th, and 1 6 th harmonics
was created in MATLAB/OCTAVE and is shown in Figure 2-2. The two generated
magic sine waves were used to obtain the 1 st and 5 th, in phase envelopes of the test
waveform, respectively. Their performance in doing so was compared to that of both
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Figure 2-1: Harmonic distribution of two magic sine waves.
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Figure 2-2: Waveform used for testing magic sine wave performance in envelope
estimation.
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sinusoids and 50% duty cycle square waves. The MATLAB/OCTAVE code used to
run this simulation can be found in Section B.2 of Appendix B and the results are
shown in Figure 2-3. Clearly the magic sine waves do mimic the sinusoid behavior
1st, In Phase Envelope 5th, In Phase Envelope
1 , 1
0.9 - 0.9- 
0.8 t 0.8 -
0.7 - 0.7
' °
-0.6 - - 0.6 -
. 1 -O.5-
° , nI oS0.4-square 0.4-squao 02
z z I
0.3- 0.3
0.2- -sin 0.2- -sin
magic sin - magic sin
-square 0.1 -square
0 1 2 3 0 1 2 3
Penod Period
Figure 2-3: Performance of magic sine waves in estimating envelopes as compared to
sinusoids and 50% duty cycle square waves.
and they perform much better than 50% duty cycle square waves. Such good results
can be attributed to the 8192 bins used in the magic sine waves.
The simulated annealing method allows for the design of magic sine waves with
large numbers of bins in an acceptable amount of time and so makes practical their
use in many applications. One such application is a pre-processing board. Due
to the binary nature of magic sine waves, they offer considerable implementational
advantages if used as the basis functions instead of sinusoids. First, they can be
stored digitally with absolutely no error introduced due to quantitization. Secondly,
the memory requirements for their storage are considerably less. Lastly, mixing a
magic sine wave with another signal can be accomplished by using it to drive a switch
controlling the polarity of the signal. In this way, the signal is effectively multiplied
by 1 or -1 with no analog multiplier or multiplying DAC required.
2.2 The Magic Sine Wave Pre-Processing Board
Figure 2-4 shows a functional block diagram of a pre-processing board designed to
benefit from the described advantages of a magic sine wave approach. A schematic
for this board can be found in Section E.1 of Appendix E.
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Lab Card
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Figure 2-4: Functional block diagram of the magic sine wave pre-processing board.
In the figure, a scaled version of the service voltage is compared to zero by a voltage
comparator. The comparator used has an open collector output and can therefore
produce a square wave between zero and five volts that has edges at the voltage's
zero crossings. This output format is compatible with the input of the phase-locked
loop (PLL). The PLL synchronizes the incrementing of thirteen address lines to the
voltage. These address lines access the stored magic sine waves which in turn control
a set of eight switches. The switches alternate between a positive and negative copy
of the scaled service current. The output of the switches is filtered by a bank of
switched-capacitor, low-pass filters (SWCLPF), resulting in the envelope estimates
which are fed to the PCL-818L lab card.
2.2.1 Phase-Locked Loop
An expanded view of the PLL is shown in Figure 2-5. The loop shown is the same one
Figure 2-5: Phase-locked loop of the magic sine wave pre-processing board.
discussed in [7] and likewise uses the 4046 integrated circuit (IC) to provide the phase
comparator and the voltage controlled oscillator (VCO) [18]. The phase comparator
is the type II comparator which generates pulses equal in duration to the length of
time separating the rising edges of the two input signals. If CIN leads SIN the output
pulse has a value of zero. If the opposite is true the pulse has a value of five volts.
When both rising edges have been found the comparator output is tri-stated until
the next cycle. Repetition of this process supplies a train of output pulses that adds
charge to, or takes charge from the capacitor of an RCR, LPF network only when
there are phase differences between SIN and CIN. In this way, the control voltage for
the VCO is tweaked to keep SIN and CIN at the same frequency and in phase.
The 13th bit of a 13 bit counter is used as CIN and the counter itself is clocked by
the VCO. This guarantees that the counter cycles through its count of 8192 with a
precise phase relationship to SIN. Since a rising edge of SIN is forced to correspond to
a rising edge of CIN, the relationship is described by a count of 4096 at the beginning
of a SIN cycle and a count of 4095 at the end of it.
An RCR network is chosen for the loop filter to stabilize the PLL in closed loop
operation. Figure 2-6 shows the PLL loop with the transfer functions of its individual
pieces. The transfer function around the loop is KpL(s)Kvco If a simple RC network
Phase VCO
Comparator Loop Filter
K
K P L(s) K
Counter
C
Figure 2-6: Transfer functions of PLL components.
was used for the loop filter, L(s) would be given by 1 and the loop transfer
function would have two poles. Two poles would cause the magnitude of the loop
transfer function to cross unity with a phase near -180', thus leaving little phase
margin. An RCR network has an L(s) equal to R2 Cs+1 and creates a zero for the
loop transfer function. This zero can reduce the negative phase at crossover, thereby
increasing the phase margin and stability.
2.2.2 Programmable Read Only Memory (PROM)
Eight different magic sine wave patterns are stored in a 32 kilobyte PROM. Each
byte contains one bin for each of the eight magic sin waves. The count of the PLL's
counter provides the address for the PROM. The nature of the counting serves to
guarantee that all 8192 bins of the stored magic sine waves are cycled through once
a service voltage cycle. However, since the count at the beginning of a cycle is 4096,
the byte stored at this address must contain the first bin of each magic sine wave. So,
the magic sine waves must be stored second half first and first half second. Section
C.1 of Appendix C shows the C code that takes the magic sine waves to be stored
and generates the proper sequence of bytes to be burned into the PROM.
2.2.3 Switches and Low-Pass Filters
The controllable switches are implemented with MAX333 IC's [13]. Each IC contains
four double-pole, single-throw switches that are controllable with a TTL logic level
signal. Magic sine waves are used for the eight control signals, causing the switches
to connect either a scaled version of the current signal or the negative of this signal
to the output. As a result, the outputs contain the current mixed with the magic sine
wave basis functions. These mixed signals are then passed through LPF's to obtain
the envelope estimates.
Eight LTC1063 IC's are used to provide eight LPF's [12]. The LTC1063 is a
switched-capacitor implementation of a 5th order, Butterworth LPF. An external
clock signal determines the cutoff frequency, which is set to 20 Hz. This clock signal
is derived from the PCL-818L lab card described in the next section. Switched-
capacitor circuits operate in discrete time and suffer from potential aliasing problems
that arise whenever sampling is involved. The specifications of the LTC1063 state
that it will not alias frequencies that are not within 6% of the external clock frequency.
The filter cutoff is 100 times below this clock frequency, so for a 20 Hz breakpoint
the clock frequency needs to be 2 kHz. Frequencies below 1.88 kHz will therefore
not be aliased. The input signal to the SWCLPF's can be bandlimited to eliminate
frequencies above this level with a simple one pole, RC, LPF. In this case, a cutoff
frequency of 60 Hz was used for the RC filters in front of each LTC1063.
2.2.4 PCL-818L Lab Card
The PCL-818L lab card is an analog-to-digital/digital-to-analog conversion board
which plugs directly into an expansion slot of an IBM compatible PC [1]. It has many
features, including the ability to allocate up to sixteen analog-to-digital conversion
channels and the external access to one of the three timers in an Intel 8254. These two
features make the PCL-818L a good companion for the magic sine wave pre-processing
board. The analog-to-digital conversion channels allow for a very convenient means of
getting samples of the eight spectral envelopes into the PC for event detection. The
third timer of the 8254 can be set in software to produce a square wave of variable
frequency making it a great source for the input clock of the SWCLPF's.
2.3 Design Analysis
The proposed magic sine wave pre-processing board addresses and solves some but
not all of the highlighted problems with the previous board. Costs have been saved
in that the mixing with magic sine waves uses simple switches instead of the more
expensive DAC's. In addition, the magic sine wave pre-processor is more flexible. The
old board used traditional active filters whose breakpoints were fixed once chosen.
The SWCLPF's avoid this problem with a simple change in input clock frequency.
Changing the basis functions is also easier. The compact storage of the magic sine
waves allow them all to be changed by reprogramming a single PROM. Unfortunately,
digital noise corruption still poses a threat and efforts to minimize it would lead to
costly board layout techniques such as using multiple layers. The use of multiple layer
circuit boards can be so costly as to nullify any savings on parts. In addition, digitizing
the envelopes after estimation inherently limits the dynamic range obtainable from
the magic sine pre-processing board to that of the analog-to-digital converter (ADC)
used regardless of the board's noise performance. The magic sine wave design was
not used in the next generation of NILM's due to these disadvantages.
Chapter 3
A Digital Pre-processing Unit
The Motorola DSP56303EVM was used to implement an envelope pre-processor where
all of the pre-processing is done digitally [17]. The DSP56303EVM is the evaluation
board for the DSP56303 DSP [16]. It contains the processor, a 16-bit, 2-channel
ADC, a 16-bit, 2-channel DAC, off-chip static random access memories (SRAM) for
temporary storage, an off-chip FLASH programmable, erasable read only memory
(PEROM) for permanent storage, and a convenient program debugging interface.
This board was used to create a DPU. The DPU contains seven digital subsystems
as shown in Figure 3-1. A phase correcting high-pass filter (HPF) eliminates any DC
offset present in the samples of the service voltage and current while minimizing phase
distortion among frequencies of interest. The PLL is responsible for synchronizing the
generation of basis sinusoids with the service voltage. These sinusoids are mixed with
the current and passed through the LPF to obtain the preliminary spectral envelope
estimates. These initial results are downsampled and notch filtered to reduce mixing
artifacts. The final envelopes are sent to a PC via the parallel port interface. All of
the assembly language code for the DPU can be found in Sections D.1 through D.4
of Appendix D.
Control Lines
Figure 3-1: Functional block diagram of DPU.
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3.1 The Phase Correcting High-Pass Filter
Mixing the current with a basis sinusoid causes any DC level in the current waveform
to be modulated up to the frequency of the basis sinusoid. This modulation can
become especially problematic when a 60 Hz sinusoid is used as the basis function. In
this case the envelopes become corrupted with a 60 Hz ripple due to the relatively poor
attenuation of 60 Hz signals by the LPF used to generate the envelopes. Elimination
of DC signals from the current waveform is therefore important and is accomplished
in part by an analog, 1st order HPF in front of the ADC on the DSP56303EVM. Even
if this analog HPF works perfectly, small offsets are injected by the converter itself
during the conversion process. Additional high-pass filtering performed digitally on
the samples after conversion eliminates these offsets.
The breakpoint of the analog HPF is located at approximately 10 Hz. The digital
HPF is 1 st order and has a pole location at 50 Hz. Combined, these two filters have
a non-linear phase characteristic that causes undesirable phase distortion in signals
of interest, i.e., signals of frequencies 60 Hz and greater.
Fixing this distortion is somewhat tricky since the analog pole location at 10
Hz cannot be moved without extensive hardware modifications. An alternative to
moving pole locations is to insert a digital compensator after the digital HPF which
will maintain the necessary DC rejection while flattening out the net phase in the
region of interest. To obtain a design for the compensator the entire problem was
first analyzed in continuous time. The HPF filter with a breakpoint of 50 Hz and the
compensator were then converted to discrete time using the bilinear transformation
[19].
Figure 3-2 shows a continuous time phase plot for the two cascaded HPF's. Adding
a negative phase bump would flatten out the net phase for frequencies above 60 Hz.
This negative phase bump can be achieved with the continuous time transfer function:
H(s) = (3.1)
(S + 2
10 100 10 102  103  104
Frequency (Hz)
Figure 3-2: Combined phase effects of two cascaded HPF's.
where a > 1. A second order transfer function is used in an attempt to provide better
matching with the double pole roll off of the cascaded HPFs' phase curve. Figure 3-3
re-plots the phase of the combined HPF's along with the phase of the compensator
and the net phase of the total system. The net phase, shown as the dashed line in
the plot, is flat for frequencies of 60 Hz and above.
MATLAB/OCTAVE provides a tool called fmins that can be used to automate
the process of determining the locations of the compensator's double zero and double
pole that will produce the best phase cancellation. The fmins command takes a
user created function and an initial parameter guess and alters the parameter values
around this initial guess until the error, as defined in the user's function, is minimized.
The double zero and double pole locations found using fmins with the fit.m function
shown in Section B.4 of Appendix B led to a maximum phase of 0.12' for frequencies
of 60 Hz and above in MATLAB/OCTAVE simulations.
If the 2 nd order compensator and HPF with a 50 Hz pole are converted to discrete
time as a single, 3 rd order system, discrete time pole locations extremely close to the
unit circle result due to the high sample rate, 9600 Hz, relative to the slow continuous
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Figure 3-3: Phase correction with compensator.
time double pole of the compensator. The proximity of the discrete time poles to the
unit circle enables them to be shifted outside of the unit circle by truncation errors in-
troduced when trimming MATLAB/OCTAVE's 64 bit difference equation coefficients
down to 24 bits for the DSP. If the compensator and the HPF are instead transformed
as three separate 1 st order stages, the resulting discrete time pole locations are far
enough away from the unit circle to preserve stability despite truncation.
3.2 The Phase-Locked Loop
A practical starting point for developing a software or digital PLL algorithm is to
mimic a known hardware realization. The loop in Chapter 2 is used as a basis for
designing a digital PLL. Note that the counter of the PLL in Chapter 2 is present
only to generate address lines that are not needed in the DPU. Hence, only the phase
comparator, loop filter, and VCO need to be examined here. The digital PLL, while
ultimately implemented in assembly language on the DSP, was first tested in the more
user friendly MATLAB/OCTAVE environment. This code can be found in Section
B.3 of Appendix B.
3.2.1 Phase Comparator
The phase comparator's task is described in Section 2.2.1 and can be summarized by
Figure 3-4. It must generate the phase pulse output in accordance with the inputs,
SIN
CIN
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Figure 3-4: Type II phase comparator input to output relationship.
SIN and CIN, as shown. The first step to performing this task is properly finding rising
edges on SIN and CIN. Since SIN and CIN are actually digital samples, a straight
forward positive edge detector would simply look for a negative to positive sign change
between consecutive samples. This procedure can be represented mathematically
using the sgn function,
sn(f0)={ 1 if f() (3.2)
-1 if f () < 0
to aide in generating edgesignal:
edgesignl[k] = (1 - sgn(signal[k] - signal[k - no])sgn(sigal[k]), (3.3)
where no = 1. This new function, edgeigna, indicates the presence of a positive edge
by equating to one. Likewise it indicates the presence of a negative edge by equating
to negative one.
Figure 3-5 illustrates that such a detector does not work very well on a noisy sinu-
soid. There are only two edges to speak of in this plot, one negative and one positive,
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Figure 3-5: Edge detection when the no, variable of the edgesignal function equals 1.
but it is nearly impossible to determine this from the edgesignal waveform shown.
Setting the no variable of the edge8 ignal function to a value greater than one produces
better results as shown in Figure 3-6. The figure reveals that an edgesignal waveform
resulting from larger values of no never takes on values of one during a negative edge
and never takes on values of negative one during a positive edge. Multiple positive
edge detections can thus be avoided by forcing a detector to consider a positive edge
valid only if it was proceeded by a negative edge.
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Figure 3-6: Edge detection when the no, variable of the edgesignal function equals 16.
Implementing the edgesignal function directly on a DSP would not be a problem
because multiplication operations are computationally inexpensive. This may not
always be true for other microcontrollers. Fortunately, edgesignal as it is defined in
equation 3.3 is a mathematical convenience for explaining the function of the edge
detector and therefore need not be adhered to strictly in order to produce the desired
edge detection behavior. If edgesignal was instead defined in accordance with the state
machine diagram of Figure 3-7, a positive edge detector with the same excellent zero
crossing noise performance could be implemented by simply watching for edgesignal
to assume a value of one. The state machine itself could be implemented solely with
a series of conditional jumps.
The edge detector has been designed with the desire to eliminate the possibility of
erroneous positive edge detections. Nothing has been said so far about zero crossing
noise causing the edge to appear sooner or later in time than it should. This phe-
nomenon is not a problem as it is eliminated by the loop filter. The PLL is attempting
to lock to the utility voltage which essentially does not vary in frequency at all. This
fact allows for the use of a loop filter that creates a very low closed loop bandwidth.
signal [k] > 0
signal [k - n o] > 0
Figure 3-7: State machine representation of the positive edge detector.
Such a low bandwidth loop ignores zero crossing noise, which is mostly high frequency
in content, provided that the detector does not mistakenly detect multiple positive
edges.
The noise insensitive edge detector developed here has limitations in that detection
of an edge only reveals that a zero crossing occurred sometime between the current
sample of the signal and the last sample. This means that the pulse widths of any
phase pulse output generated will be restricted to integer multiples of the sample
period, T. The phase pulse output is the input to the loop filter which is a discrete
time equivalent of the RCR network of Section 2.2.1. This loop filter has a state that
the phase pulses attempt to alter in order to produce the output needed to cause
the VCO to oscillate with the proper frequency and phase. Limiting the widths of
the pulses to integer multiples of T inherently limits the resolution with which the
state of the loop filter can be altered. Excessive oscillation of the VCO output, CIN,
around its desired value, SIN, will result since state adjustments of finite resolution
will never produce the exact loop filter state needed for a true lock.
Oscillation of the VCO output is obvious in the spectral envelopes produced.
Figure 3-8 shows envelopes calculated from a sample waveform with a large 7th, in
phase harmonic. The envelope for this harmonic, a7, should ideally be flat and the
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Figure 3-8: VCO output oscillation effects on envelope estimation.
envelope for the 7th, out of phase harmonic, b7, should contain nothing since there was
no such harmonic present in the input. This is clearly not the case. The oscillations
seen are the result of VCO output oscillation.
What is important when trying to alter the state of the loop filter with a series
of pulses is the area of the pulses. This fact is due to the roughly integrating nature
of the loop filter. Since pulse area can not be adjusted precisely with pulse width,
another option is to use the pulse height. If the signal on which an edge occurred is
linearly interpolated between the samples surrounding the edge, the zero crossing can
be found almost exactly in time. The information can be used to adjust the heights of
the phase pulses accordingly, as shown in Figure 3-9. Since control of height value is
only limited by the 24 bit precision of the DSP, a substantial increase in the precision
with which the loop filter state can be adjusted is achieved. Trying to obtain similar
improvements merely by increasing the sample rate of the system leads to rates that
are disproportionately high for the resulting benefits.
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Figure 3-9: Linearly interpolating phase comparator.
3.2.2 Loop Filter
The RCR loop filter network of Section 2.2.1, re-shown here in Figure 3-10, can be
translated to software rather easily by converting its transfer function into discrete
time state space equations. The voltage across the capacitor becomes the state while
the voltage across both the capacitor and R 2 is the output:
T T
x[k + 1] = (1 - (R + R)C x[k] + ( 1  ) u[k],(R + R2)C 1 + R2)C (3.4)
y [k]= (1 - R2) x[k] + (R2) u[k]. (3.5)
R, R,
Here, u[k] represents the input, or phase pulse output of the phase comparator, and
T represents the sample period. Equations 3.4 and 3.5 are derived by first obtaining
continuous time state space equations for the RCR network. The Forward Euler
method is then used to approximate the derivatives as discrete time differences. The
Forward Euler method can potentially map stable continuous time systems to unstable
R 1
C
R 2
Figure 3-10: RCR loop filter network.
discrete time systems, but it does not do so in this case.
In continuous time PLL's the phase pulse output is tri-stated in the absence of
phase errors to allow the loop filter to maintain its state. Simulation of a tri-stated
phase pulse output in a digital PLL with a loop filter expressed in state space form
can be accomplished by freezing the the state evolution and setting the output equal
to the state. Equations 3.4 and 3.5 then become
x[k + 1] = x[k] (3.6)
and
y[k] = x[k]. (3.7)
Thus the "tri-stated" level of the digital phase pulse output becomes equal to the
output of the filter, just as in a continuous time loop.
3.2.3 VCO
The VCO consists of a sine and cosine array, S and C, which are indexed with a set
of indices, in, whose evolution depends upon the output of the loop filter:
in[k + 1] = (i[k] + nLgy[k]) mod N. (3.8)
Here, N is the length of S and C and Lg is a scaling constant. These indices give
rise to the VCO output, CIN, and the sinusoids needed for mixing. For example,
CIN[k] = S[il [k]], and the seventh harmonic cosine basis waveform is given by C[i7 [k]].
While the seventh harmonic cosine basis waveform is used here for illustration, the
DPU is designed so that quick and easy code changes will allow for the generation of
any eight basis functions.
The frequency range over which the PLL can lock is determined by Lg acting in
concert with the maximum and minimum output of the loop filter, the size of N, and
the sample rate. The frequency lock range, measured in Hertz, is the overall loop
gain of the PLL system and it is most independently controllable by Lg. Practical
experience has shown that closed loop stability is easiest to achieve with loop gains
that are low compared to the sample rate. For this design, where N = 1024 and the
output of the loop filter ranges from 0 to 0.5, an L9 equal to 32 leads to a loop gain
of 150 Hz compared to the 9600 Hz sample rate.
3.3 The Mixer, Low-Pass Filter, and Downsam-
pler
The phase-locked basis functions are mixed with the measured current. The results
are stored in first in, first out buffers and low-pass filtered in blocks with a 256 tap
finite impulse response (FIR) filter to produce tentative spectral envelope estimates.
The breakpoint of the FIR filter is set at 20 Hz. The 9600 Hz sample rate of the system
was chosen to be ten times greater than the fastest anticipated frequency component
of the current but signals roughly bandlimited to 20 Hz need not be sampled this
fast. So, the envelopes are downsampled from 9600 Hz to 240 Hz by keeping only
every 4 0th sample.
3.4 The Notch Filter
Mixing the current with basis functions that are integer multiples of 60 Hz generates
signals with frequency content centered around integer multiples of 120 Hz. The
content around DC is the desired content that leads to the spectral envelop estimates.
Content centered on any other 120 Hz multiple is undesirable and is considered a
mixing artifact. These artifacts are attenuated substantially by the FIR LPF used
to produce the envelope estimates but additional attenuation is needed and can be
achieved with a simple notch filter.
Downsampling to 240 causes any odd multiples of 120 Hz to map to the point
z = -1 in the z-plane. Thus, a 1st order, infinite impulse response (IIR) notch filter
with a zero and pole placement as shown in Figure 3-11 will notch out all of these
odd multiples. This notch filter implements the transfer function:
z = -1
Im
z= 1
Re
Figure 3-11: Z - domain representation of the notch filter.
1+a z+1
H(z)= (3.9)2 z+a
Placing the pole further away from the unit circle speeds the notch filter's step re-
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sponse. The speed of the step response is indicative of the speed with which the
notch filter will eliminate artifacts after they have been introduced. Ideally, mixing
artifacts should be eliminated as soon as they are introduced so a faster step response
for the notch filter is desirable. However, a pole further away from the unit circle also
has worse effects on the magnitude and phase linearity of the frequency response for
frequencies of interest. The frequencies of interest are those occupied by the spec-
tral envelope estimates and are indicated by the shaded portion of the unit circle in
Figure 3-11. Setting a to 0.6561 provides an acceptable compromise between these
two factors. Figures 3-12 and 3-13 show that such an a causes the step response
to settle within 12 samples while preserving unity gain and linear phase for the fre-
quencies of interest. The frequencies of interest are again those occupied by the
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Figure 3-12: Discrete time step response for the notch filter.
envelope estimates, which are roughly bandlimited to 20 Hz. With a sample rate of
240 Hz, the Nyquist frequency is equal to 120 Hz. Therefore, 0 to 20 Hz corresponds
to normalized frequencies of 0 to 0.167 in Figure 3-13.
Even multiples of 120 Hz map to the point z = 1. This point clearly lies in
the shaded portion of the unit circle in Figure 3-11. Little can therefore be done
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Figure 3-13: Frequency response for the notch filter.
to eliminate artifacts mapped to this point because they are indistinguishable from
the envelopes themselves. Fortunately, the point z = 1 corresponds to discrete time
frequencies of zero and so artifacts mapped here do not produce much concern as
they introduce a constant error rather than the more bothersome ripple associated
with artifacts mapped to z = -1.
3.5 The Parallel Port Interface
After being downsampled and notch filtered, each of the eight envelopes generated is
temporarily stored as consecutive, 16-bit samples. When four samples per envelope
have been accumulated, the DSP initiates a data transfer with the host PC by re-
questing a parallel port interrupt. Upon servicing the interrupt, the PC receives the
data in 64 bytes. Handshaking between each byte is accomplished through a single
strobe line pulsed by the PC after it has read the byte. One way handshaking is all
that is needed for even when reading from the parallel port as fast as it can, the PC
can not read bytes faster than the DSP can write them. One of the remaining two
control lines allows the PC to reset the DSP while the other allows it to be inter-
rupted so that data may be sent to it from the PC. When data flows in this direction
the handshaking is again accomplished via the single strobe line. In this case, the
PC pulses the line when it has written a byte. One way handshaking works again in
this case because the PC cannot possibly write bytes to the parallel port faster than
the DSP can read them. Currently the only information ever sent from the PC is a
"go" command instructing the DSP to begin sending the processed envelopes, and a
"stop" command instructing it to continue processing without sending data. Figure
3-14 illustrates the timing for data transfers in both directions.
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Parallel Port Data Va7lid1T
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Case 1 - Data from DSP to PC
PC reads data just before falling edge on strobe
IRQ to DSP
Strobe
Parallel Port
Data cZzvI- Data Valid
&MAlll)Data ValidM
Case 2 - Data from PC to DSP
DSP reads data just after falling edge on strobe
Figure 3-14: Timing diagrams for parallel port data transfers.
Chapter 4
The NILM Platform
A PC is the platform for the next generation NILM. A complete NILM incorporates
the DPU into a PC host. This incorporation is accomplished through the success-
ful completion of a few tasks. First, the DSP56303EVM must be set up to run
the DPU software in a stand alone fashion. Second, circuitry is needed to inter-
face the DSP56303EVM and PC. Finally, circuitry is also needed to interface the
DSP56303EVM and the current and voltage sensors.
4.1 DSP56303EVM Stand Alone Operation
The DSP chip itself has no internal, non-volatile memory for program storage. It
must therefore rely on external sources to provide programs for execution after power
up. One such source is the FLASH PEROM on the evaluation board. Upon power
up the DSP executes a piece of code called the bootstrap loader [161. This code is
stored in the DSP's small, unalterable, non-volatile memory. The bootstrap loader
downloads programs from the PEROM. The first six bytes downloaded comprise a
header that must preface every program. This header consists of two, three byte
words. The first word indicates the length of the program in words. The second word
gives a starting address, telling the bootstrap loader where in the DSP's internal,
volatile memory space to place the program. When finished downloading the entire
program, the bootstrap loader executes a jump to the starting address given and thus
begins to run the newly loaded program.
4.1.1 Development of a Bootloader
The bootstrap loader only loads one block of bytes, loads these bytes contiguously, and
expects to execute them when it is finished. The block of bytes loaded must therefore
only contain valid instructions and had better be loaded into program memory. In
addition to program memory, the DSP also has two data memory sections labeled
X and Y. The DPU code needs to initialize variables in these data sections before
program execution begins. The bootstrap loader provides no means for such data
initialization. For this reason a separate loader program was written. This program
is loaded and executed by the bootstrap loader upon power up and it in turn loads
the desired program, including its initialized data. This process works because the
separate loader, referred to as the bootloader, contains no initialized data and can
therefore be loaded by the bootstrap loader.
The bootloader loads blocks of bytes using only a slightly different protocol then
the bootstrap loader. The header now contains three, three byte words. The first two
are unchanged and the third reveals whether the block of bytes to follow is targeted
for X, Y, or program memory. A numeric code of 0, 1, or 2 distinguishes between the
three. After the first block of bytes is loaded, a second block is loaded, followed by
a third and so on until a header the indicates a block size of zero is reached. This
terminates the downloading process and causes the bootloader to jump to the very
first starting address given. This fact adds one additional constraint in that the first
block of bytes to be loaded must be a block of program instructions destined for
program memory. The bootloader code can be found in Section D.5 of Appendix D.
The format of programs to be loaded by the bootloader is essentially compatible
with the COFF format generated by the DSP's assembler/linker [14], [15]. Ascii files
like those shown in Appendix D must be run through the assembler/linker to generate
object files that can be run on the DSP. These object files are in a modified COFF
format. While this format is somewhat complicated, its basic components are blocks
of bytes labelled with headers. The header for each block contains the block size, block
type, i.e., program or data, and block starting address. Section C.2 of Appendix C
shows coffcvt, a C program that will take the Motorola DSP56303 COFF format and
reduce it to these basic components, a form acceptable to the bootloader.
It is curious that Motorola did not design their bootstrap loader to handle the
format generated by their assembler/linker. Perhaps they expect users to write their
own separate bootloader to meet any specific needs, as was done in this case. this
approach has merit for it gives the DSP chip flexibility to adapt to different and
perhaps changing program formats. Unfortunately the need for a user generated
loader limits program size because memory must be reserved for the loader itself.
The DSP has 4096 three byte words of internal program space so this disadvantage
is relatively inconsequential given a bootloader smaller than 96 words in size and can
be considered outweighed by the advantage of flexibility.
4.1.2 Placing Programs in the External FLASH PEROM
The problem of how to write programs to the FLASH PEROM is solved in part
by Motorola with the inclusion of a program entitled flash in the DSP56303EVM
package. At the core of this program is a routine which writes to a specified 128
byte sector of the PEROM. The PEROM used is an ATMEL AT29LV512 [2]. This
PEROM is 65k by 8 in size and is electronically programmable yet non-volatile when
powered down. The AT29LV512's design demands that programming occur in 128
byte blocks and this requirement is responsible for the form of the write routine in
flash. The write routine relies on address pointers to track the internal address of the
byte to be written and the external address, or FLASH PEROM location, in which
this source byte is to be stored. In this way, a program loaded into the DSP's internal,
volatile memory can be written to the FLASH.
One approach to loading the program to be permanently stored into the DSP's
memory is to make use of the DSP's serial port interface. After the assembler/linker
output is reduced to its basic components by coffcvt, the bytes of these components
are transfered to the DSP via the serial port where they are stored temporarily. Once
128 bytes have been received, the FLASH write routine is invoked with the proper
address pointers. The proper pointer for internal address tracking initially points to
the first of the temporarily stored bytes. For external address tracking the pointer
must start off pointing to one of two locations. If the bootloader is the program to
be stored in the PEROM then the external address pointer must begin by pointing
to the start of the first sector of the FLASH PEROM. The first sector is chosen for
the bootloader because this is the location from which the bootstrap loader begins
loading upon power up. The size of the bootloader program demands that it occupy
the first two PEROM sectors. The next free sector is then the third sector. For this
reason the bootloader is written to begin loading from the third sector. This reason
also fixes the third sector as the starting point for storage of other programs and so
dictates that when trying to store these other programs the external address pointer
for the FLASH write routine must initially point to the beginning of the PEROM's
third sector. The listing for prgmstff in Section D.6 of Appendix D shows the details
of this method for permanently storing a program more explicitly.
The permanent storage technique involving coffcvt and prgmstff was never fully
debugged. The two programs themselves work. The failure lay in an inability to
get the serial port connection functioning properly on the PC used. Time spent
mastering various serial port interfacing programs would certainly solve this problem
but another avenue utilizing the debugger was explored instead.
The debugger that comes with the DSP56303EVM is a powerful software develop-
ment tool that runs on WINDOWS machines [4]. The debugger grabs control of the
DSP through the PC's serial port. Once control has been established, programs can
be loaded into the DSP's internal, volatile memory for testing. Two programs that
occupy different program memory addresses and that do not attempt to initialize the
same data locations can be loaded by the debugger without corrupting each other. A
program to be stored in the FLASH can be loaded into the top portion of the program
memory while a program for writing to the FLASH can be loaded into the bottom
portion. Since any FLASH writing program would not need to initialize data the only
constraint is that the program to be written and the writing program must not exceed
the total size of the program memory. Due to the loading procedure upon power up,
any program to be stored has already been written with the fact in mind that it must
fit in memory with the bootloader. A writing program can be made comparable in
size to the bootloader so this additional size constraint is not too imposing. Storing
programs in the PEROM now becomes a process of first loading the program to be
stored, then loading the writing program, and finally running the writing program.
The writing program writes all of program memory, excepting the portion where it
resides, to the FLASH, followed by all of the X and Y data memories. The writing
program, dumbstff, is shown in Section D.7 of Appendix D and incorporates a slightly
modified version of the FLASH writing routine from flash. When trying to store the
bootloader a different program named bootstff, listed in Section D.8 of Appendix D,
is used. This program incorporates both the bootloader and the routine to write it
to the PEROM into one program.
4.1.3 Stand Alone Operation at a Glance
The procedure necessary to establish stand alone operation can be summarized with
the help of the flowchart shown in Figure 4-1. In Figure 4-1 the sample program to be
Figure 4-1: Steps for establishing DPU stand alone operation.
permanently stored in the FLASH PEROM is called foo. The first step to storing foo
is to run the debugging software. Resetting the DSP through the debugger clears the
DSP's internal, volatile memory prior to loading bootstff. Running bootstff writes
the bootloader to the first two sectors of the PEROM. The DSP is then reset again
and foo is loaded followed by dumbstff. Executing dumbstff writes foo, with all of its
initialized data to the PEROM starting at the third sector. The DSP56303EVM is
ready for stand alone execution of foo once dumbstff finishes running.
4.2 Interface Circuitry
Incorporating the DPU into a PC host requires it not only to run stand alone but
also demands that it be interfaced both to the PC and to the sensors measuring
the service voltage and current. Two printed circuit boards were developed for this
interfacing purpose. The parallel port connection board links to DPU to the PC's
parallel port while the signal connection board connects the DPU to the voltage and
current sensors. These two boards were kept separate to prevent digital noise from
the parallel port from corrupting the sensor signals.
4.2.1 Parallel Port Connection Board
The DSP56303EVM has a single 2 millimeter, dual row, 40 pin header that makes
available all the pins necessary for parallel port communication with a PC. This
connector gives access to +12 volts, ground (GND), interrupt lines, the reset line,
and all of the pins of the DSP's B port. The B port serves as the DSP's parallel
port for it can be set up as a general purpose input/output port with each pin
independently and dynamically configurable as an input or output. A standard PC
parallel port connector is a 0.1 inch, dual row, 26 pin header. Clearly there are
mating incompatibilities with these two connectors. A simple circuit board that has
a 2 millimeter, dual row, 40 pin header wired to the appropriate pins of a 0.1 inch,
dual row, 26 pin header resolves this incompatibility. The PC parallel port plugs into
the 26 pin header while the DSP plugs into the 40 pin header and the interconnections
of the board itself complete the link between the two. A schematic of the parallel
port connection board is in Section E.2 of Appendix E.
A quick study of the schematic reveals that more is going on with the parallel port
connection board then mating compatibility correction. First, and most obvious, +12
volts and GND are not connected to the PC parallel port header but instead are wired
to a 4 pin molex header. A PC's parallel port does not supply power but standard
floppy disk drive connectors do in the form of +12 volts, +5 volts and GND. Since
standard floppy disk drive connectors are of the 4 pin molex variety, the separate
power header on the parallel port connection board allows for the DSP56303EVM to
be conveniently powered from the PC's power supply.
A second clue to an increased functionality of the parallel port connection board
is the presence of a PAL to provide simple logic functions. Initially the nSEL and
nRST lines of the PC's parallel port were used directly to interrupt and reset the DSP,
respectively [3]. This caused problems with electro-static discharge. If one built up
a large enough potential on their person and then discharged this potential into the
PC's chassis, a ground bounce occurred that would cause the DSP to be spuriously
interrupted or reset. The solution adopted was to use two lines each to generate an
interrupt or reset as shown in Figure 4-2. Since a ground bounce does not generally
affect signal levels relative to each other this solution works well. The diodes seen in
the schematic on two of the PAL's outputs are used to produce open collector like
outputs for the DSP's reset and interrupt lines.
The PAL also provides level conversion. The DSP pins are 5 volt tolerant when
used as inputs, but are only capable of supplying 3.3 volts when configured as outputs.
Normally 3.3 volts produces a logical 1 on 5 volt logic, as it does on the PC's parallel
port data lines. However, 3.3 volts does not always produce a logical 1 on the ACK
line used to initiate a parallel port interrupt. Fortunately, 3.3 volts on the input lines
of the PAL always yields a logical 1 so the PAL can be used to convert ACK from
3.3 to 5 volts. The PAL code illustrating all of the logic functions performed is in
Appendix F.
nAUTOLF nRST
nSEL nSEL
nDSPINT nDSPRST
Figure 4-2: Logic functions controlling interrupts and resets of the DSP.
4.2.2 Signal Connection Board
Mating problems also occur when trying to connect to the DSP56303EVM's ADC.
The evaluation board uses a stereo audio jack for its ADC input connector. A stereo
audio jack provides three contacts so the two ADC channels as well as a ground
reference can be carried in one connector. Stereo jacks are not a robust connector
when trying to interface to the voltage and current sensors. Interfacing to the sensors
requires lengthy cables that lend themselves well to being tugged, pulled, tripped
over, etc. A stereo jack would be easily pulled out under these conditions. A BNC
connector, however, has a twist and lock mechanism that prevents it from being
easily disconnected. In addition, the coaxial cables that are typically used with BNC
connectors are shielded, providing some noise immunity. These two facts make BNC's
a more attractive connector choice. A simple circuit board can again be used in this
case to cross the mating barrier. The schematic for the signal connection board is
located in Section E.3 of Appendix E.
The signal connection board, like the parallel port connection board, provides
some additional functionality beyond simple mating correction. First, there is a
single, in-line package (SIP) socket to connect the incoming sensor signals to GND
through any desired resistance. This allows the current outputs of the sensors to be
converted to a voltage for sampling by the ADC. Sensors with current outputs are
preferable in terms of noise performance provided the voltage converting resistance is
placed as close to the signal sampling point as possible. The one additional function
comes thanks to the 0.1 inch, dual row, 20 pin header which connects to the analog
inputs of the PCL-818L lab card allowing direct sampling of the unprocessed voltage
and current waveforms.
4.2.3 Three Phase Pre-processing
All discussion has thus far focused on a single phase pre-processor, i.e., one that
monitors a single voltage and current. The signal connection board and the parallel
port connection board are built to accommodate a three phase pre-processor, thereby
inviting a discussion on three phase pre-processing.
If three DPU's are implemented on three separate DSP evaluation boards, they
can each monitor a single phase of a three phase service. Two needs must be met
for three DPU's to act together as a single three phase pre-processor. The first need,
a need for three sets of sensor inputs, is met by a single signal connection board
which handles six sensor inputs and transfers these inputs to three separate stereo
jacks. The second need is a need for each unit to communicate with the PC via the
same parallel port. An arbitration scheme must guarantee that only one DSP tries
to use the parallel port at once. Three previously unused B port lines allow for this
arbitration. A DSP is granted control of one of these arbitration lines. When it wishes
to use the parallel port it raises its arbitration line after ensuring the arbitration lines
from the remaining DSP's are low. A set period of time is then waited during which
the requesting DSP monitors the other arbitration lines to check that none go high
due to a remaining DSP missing the request. If no other arbitration line goes high
during this period the requesting DSP takes control of the parallel port and transmits
its data. If another line does go high then a collision occurs. In the event of a collision
each of the colliding DSP's lowers its arbitration line and waits a set amount of time
before trying to request the port again. Each of the DSP's is programmed with a
different wait time to prevent re-occurring collisions. Each DSP is also programmed
with a unique identifier that it sends prior to its 64 bytes of data. This identifier
alerts the PC as to which DPU sent the latest block of data and only requires slight
code modification on the PC's side to enable it to receive 65 byte blocks instead of
64.
The only remaining issue for shared parallel port use involves the ACK line used
to generate PC parallel port interrupts. One parallel port implies one ACK line that
the three DPU's must share. Sharing requires each DSP to force its ACK control line
into a high impedance state, or tri-state, when not in use. Tri-stated outputs float.
If no DSP were using its ACK control line at a given time the ACK line itself would
float were it not for the pull down resistor on the parallel port connection board. This
resistor configures one parallel port connection board to handle three DPU's acting
in concert.
The two interface circuit boards require no modification to work with either a
single phase pre-processor or a three phase pre-processor. Software changes to switch
between a single and three phase pre-processor are minor and are confined to the
parallel port communication routine of the DPU code shown in Section D.3 of Ap-
pendix D. The necessary modifications to this routine are untested but can be seen
in Section D.9 of Appendix D.
Chapter 5
Results
This chapter illustrates the performance of the DPU. The DPU should produce the
correct spectral envelopes over a wide dynamic range on a platform that is flexible and
inexpensive. The subsequent sections will analyze to what degree these performance
criteria were met.
5.1 Envelope Analysis
Determination of the correctness of the envelopes begins by assessing if they take on
an expected shape given the voltage and current waveforms. Figures 5-1, 5-2, and
5-3 aide in this assessment. These figures show the current, voltage, and envelopes
for an incandescent light, a computer, and an induction motor. The current and
voltage plots of Figure 5-1 show that an incandescent light draws in phase current
at 60 Hz that is large in amplitude at first before settling down to a steady state
level. This behavior should produce an al envelope that peaks upon turn on prior to
achieving a constant value. The envelope seen in Figure 5-1 is exactly as predicted.
The computer current of Figure 5-2 contains significant fundamental, or 1st harmonic,
and negative 3rd harmonic content. Both of these components are in phase with the
voltage waveform. The current also peaks and settles twice, probably due to a hard
drive spinning up after turn on. This current leads to the al and a3 envelopes shown
that also peak and settle twice. Finally, Figure 5-3 shows an unloaded induction
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Figure 5-1: Current, voltage, and al envelope for an incandescent light.
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Figure 5-2: Current, voltage, and al and a3 envelopes for a computer.
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voltage by roughly 90'. The corresponding a, and b, envelopes, which indicate real
and reactive power, respectively, represent this behavior perfectly. They have large
but approximately equal peaks that then settle down to different steady state levels.
The constant level for the a, envelope is almost zero since there is little steady state
real power being drawn by the motor. The constant level of the b, envelope is a larger
non-zero value due to the predominant reactive power consumption of the unloaded
motor in steady state.
5.1.1 Linearity
The vertical axes of all of the plots in Figures 5-1, 5-2, and 5-3 are unlabeled and
arbitrary in scale to emphasis a point. Absolute amplitue itude levels have little meaning
for they can be scaled by any desired gain factor. What is important is the amplitude
level of one plot relative to another. More specifically, two 25 W incandescent lights
should produce envelopes twice as large in amplitude as one 25 W light, envelopes
from a 3 hp motor should be three quarters those from a 4 hp motor, etc. The results
of one such linearity test appear in Figure 5-4. This figure plots the al envelope for
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Figure 5-4: Linearity test on envelopes from incandescent lights.
two incandescent lights in parallel as well as the al envelopes for each independent
light. The two lights together produced an envelope that was on average 99.6% the
amplitude of the two separate envelopes summed. While not depicted here, various
test on different devices yielded comparable results.
5.1.2 Dynamic Range
Figure 5-4 also provides insight into the dynamic range of the DPU. The lights used
for this figure were measured on sensors configured for a 12 kW service. Clearly the
25 W envelope could be significantly reduced without loss of detectability. In fact,
reconfiguring the sensors to measure a 262 kW service yields the still recognizable al
envelope for a 25 W incandescent light displayed in Figure 5-5. Twenty five Watts
out of 262 kW gives a resolution of one part in 10480.
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Figure 5-5: al envelope of a 25 W incandescent light measured on a 262 kW service.
5.1.3 Notch Filter and Phase Comparator Performance
The resolution of one part in 10480 implied by the 262 kW measurement may be
a bit optimistic for this measurement was made in the absence of any other load.
Previously discussed mixing artifacts and VCO output oscillation cause large base
loads to corrupt envelopes in proportion to their size. The bigger the base load, the
larger the corruption. The extent of corruption from these sources has been drastically
reduced thanks to the notch filter and linearly interpolating phase comparator but the
reduction is perhaps not as good as one part in 10480. Figures 5-6 and 5-7 illustrate
this fact. In Figure 5-6 two a3 envelopes are shown for a base load equal to half the
sensor range. The envelope that has been notch filtered shows a substantial decrease
in ripple. Figure 5-7 displays two b7 envelopes for a large base load, again half the
sensor range, that draws only in phase, 7th harmonic current. A phase comparator
performing no linear interpolation introduces large oscillations due to VCO output
oscillation while a linearly interpolating phase comparator does not.
Figures 5-6 and 5-7 show the vast improvements made by the notch filter and
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Figure 5-6: a3 envelopes with and without notch filtering.
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Figure 5-7: b7 envelopes with and without the linearly interpolating phase compara-
tor.
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the linearly interpolating phase comparator but they also reveal that envelopes of
comparable amplitude to the one in Figure 5-5 would most probably not be found on
top of a large base load. Calculation of a more accurate number for dynamic range
in the case of large base loads is rather complicated for this number depends in part
on the TED's ability to pick v-sections out of a background that is not noiseless.
5.1.4 Phase Correcting High Pass Filter Performance
A part of the credit for producing correct spectral envelopes must go to the phase
correcting HPF. Without it the various harmonics of the current would be skewed in
phase relative to each other and relative to the voltage, producing unexpected results.
The degree to which the phase correcting HPF works can be seen in Figures 5-8 and
5-9. The first of these figures plots sample current and voltage waveforms while the
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Figure 5-8: Sample
HPF performance.
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current and voltage waveforms used to test the phase correcting
second plots these waveforms as seen by the DSP before and after phase correction.
A price paid for the phase correction is that the correcting filter has a gain slightly
greater than one at frequencies around 60 Hz. This larger gain reveals itself in a plot,
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Figure 5-9: Current and voltage as seen by the DSP before and after phase correction.
shown in Figure 5-10, of the al and a3 envelopes of a current composed of equal parts
1st and 3rd harmonic. Fortunately, the constant nature of the gain error renders it
inconsequential.
5.2 DPU Cost and Flexibility
All of the previously discussed performance was achieved on a platform that costs
just under $200.00 and offers extreme flexibility. Many of the aspects of the DPU
can be changed with simple code modifications. Changing the envelopes calculated
or the frequency response of either the phase correcting HPF or the notch filter can
be accomplished by altering a few constants. Changing the FIR LPF requires only
the replacement of the stored taps.
The MATLAB/OCTAVE functions lag.m and fircoeff.m make some of these sim-
ple changes even easier. The function lag.m takes as arguments the phase delay
created by the analog HPF in front of the DSP56303EVM's ADC and the frequency
at which the phase delay was measured and produces the necessary coefficients for
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Figure 5-10: Gain error among envelopes introduced by phase correcting HPF.
the compensator portion of the phase correcting HPF. This allows each individual
DPU to be tuned since the analog HPF pole location may vary from the 10 Hz in-
dicated by the component values. The function fircoeff.m has the desired breakpoint
of the FIR LPF as its argument and from this produces a file constants.asm which
contains the FIR taps in a form compatible with Motorola's assembler/linker. These
MATLAB/OCTAVE functions can be found in Sections B.5 and B.6 of Appendix B.
The possibilities for much more complicated changes that could be made to the
DPU are virtually endless due to the large amount of memory space still available and
the small percentage of processor time being used. Currently, in excess of 16000 words
of memory space are unused and very conservative estimates place the percentage of
processor idle time at roughly 75%.
5.3 Conclusions
The DPU is inexpensive and flexible. The large amount of unused memory and
processor time allow for the DPU to be enhanced to generate more envelopes or
perform pieces of the TED algorithm. Good opportunities for further work exist in
making such enhancements.
Appendix A
Useful Acronym Definitions
ADC - Analog-to-Digital Converter
DAC - Digital-to-Analog Converter
DPU - Digital Pre-processing Unit
DSP - Digital Signal Processor
FIR - Finite Impulse Response
HPF - High-Pass Filter
IIR - Infinite Impulse Response
LPF - Low-Pass Filter
NILM - Nonintrusive Load Monitor
PEROM - Programmable, Erasable Read Only Memory
PLL - Phase-Locked Loop
PROM - Programmable Read Only Memory
SIP - Single, In-line Package
SRAM - Static Random Access Memory
SWCLPF - Switched-Capacitor, Low-Pass Filter
TED - Multiscale Transient Event Detector
Appendix B
MATLAB/OCTAVE Code
B.1 anneal.m
%--------
% This code is a modified version of
% code developed by Steven R. Shaw
% the simulated annealing method.
%--------
to implement
% load initial pattern
% magic_sin is the name
% in startpat
load -force startpat;
sin length=length (magic-sin);
index=1:sin_length;
best_sin=magicsin;
N_ones = length(index((magic_sin+ 1)/2));
N_negones = sinlength - Nones;
Tinitial=0.1; % Initial tempe
Tcool=0.8; % Cooling fact
Theat=5; % Heating fact
Titerations=50; % Max # of te
hit perc=5;
% -----------
% Set harmonic penalty weights here. Notice the -100 indicates that we are
% trying to keep 4th harmonic content in this case.
%------------
weights=[100 linspace(30,30,2) -100 linspace(30,30,7) linspace(20,0,30)];
harms=length(weights);
of the vector stored
% best pattern starts out as initial pattern
% count number of ones in
% initial pattern
% number of neg ones is total
% number minus number of ones
'rature
or
or
mperature iterations
% Percentage of hits needed for T change
harm_indices= 1:harms;
iterations=200; % number bin swapping iterations for each temperature
% iteration
T=Tinitial;
temp=abs(fft(magic_sin)/sin length); % calculate fourier transform
% of starting pattern
% calculate loss function of initial pattern based upon penalty weights 40
% lower loss function corresponds to more desirable pattern
% the 1 added to harm_indices compensates for the fact that 1st entry
% in the fft is the DC component
last_loss=sum(temp(harm_indices + 1) .* weights);
best=last_loss; % best loss function is initial loss function so far
first_loss=0; % variables used for logging intermediate
reheats=0; % results
for j=1 :Titerations 50
hits=0;
for i=1:iterations
new_magicsin=magicsin;
% Select a random nego and o to change (nego = -1, o = 1)
nego=fioor(rand(1)*(N negones- 1))+2;
o=floor(rand(1)*Nones)+1;
% Locate nego 's and o's
temp=index((new_magic sin+ 1)/2); 60
one_location=temp(o);
temp=index((1 -new_magic_sin)/2);
nego location=temp(nego);
% Do the swap
new_magicsin(one_location) =- 1;
newmagic sin(nego_location)=l1;
% Now calc loss of new sin
temp=abs(fft (new_magic_sin)/sin length); 70
loss=sum(temp(harmindices+l1).*weights);
if (first_loss==O)
first loss=loss;
end
change=loss-last_loss;
% Save new magic sin if loss improves over lastloss so
if (change < 0)
last_loss=loss;
magic_sin=new_magic_sin;
hits=hits+l;
%-------
% If loss does not improve new magicsin might still be saved
% pending results of pseudo-random calculation below
% probability of accepting new magicsin increases with increasing 90
% temperature
%-------
elseif (rand(l) < exp(-change/T))
last_loss=loss;
magic_sin=newmagicsin;
hits=hits+1;
end
%-------
% keep best pattern 100
if loss < best
best_sin=new_magicsin;
best=loss;
end
end
magicsin=bestsin;
--------- 
110
% If satisfactory number of hits, cool the temperature and print some
% intermediate data
%---------
if (hits > (hit_perc/100 * iterations))
T=T*Tcool;
stringl=sprintf('Tcyc= %2.Of Best so far -> Rel Loss=%1.4f ',j, best/first loss);
string2=sprintf('# of Hits=o%4.lf%% -> Cooling to T=%1.4f ',hits/iterations*1O0, T);
disp([stringl string2]);
S--------- 120
% If no hits at initial temp, stop
% otherwise if not enough hits, heat temp and print some intermediate
% data
else
if ((hits==O) & (T==Tinitial))
disp(['No hits at T=Tinitial.....finished.']);
break;
end
T=T*Theat; 130
reheats=reheats+1;
stringl=sprintf('Tcyc=%2.0f Best so far -> Rel Loss=%1.4f ',j,best/firstloss);
string2=sprintf(' # of Hits=% 4.lf%% -> Heating up to T=%1.4f',hits/iterations *100, T);
disp([stringl string2]);
end
end
%--------
% print final data and plot final harmonic distribution 140
% - - ---------
disp('----------- ');
disp([' FINAL Rel Lost = ' num2str(best/first_loss)]);
spect=abs(fft(best_sin) /sin length);
spect=spect/max(spect);
spect=spect*100;
axis([0 40 0 100]);
plot(0:sin length- 1,spect,"^");
B.2 mssim.m
load richpat;
load harml;
load harm5;
filter_cutoff=20;
butter_ord=2;
Test waveform rich in all the harmonics. It is
stored in three, 1000 point periods totaling 3000
points.
Magic sin wave with 1st harmonic content
Magic sin wave with 5th harmonic content
% cutoff freq for LPF
% LPF is second order Butterworth
richpat=resample(richpat, 8192, 1000);
half_rate= 10*length(richpat); % Calcul
index = 1 + rem(0:length(richpat) -1,8192);
theta=linspace(0,2*pi,8192); % Angle
sinl=sin(theta); % 1st harmonic st
sin5=sin(5*theta); % 5th harmonic s
sql= [ones(1,4096) -ones(1,4096)];
sq5= [ones(1,819) -ones(1,819)];
sq5=[sq5 sq5 sq5 sq5 sq5 -1 -1];
[b,aJ=butter(butter_ord,filter_cutoff/half rate)
fl=filter(b,a,(richpat.* (-harm5(index))));
f2=filter(b,a,(richpat.*sin5(index)));
f3=filter(b,a,(richpat.*sq5(index)));
f4=filter(b,a,(richpat.*(-harml (index))));
f5=filter(b,a, (richpat.*sinl (index)));
f6=filter(b,a,(richpat.*sql(index)));
% Up sample richpat to get 8192 points
% per period
ate half the sample rate
% Create vector cycling from
% 1 to 8192 three times
vector for sinusoid
in wave
in wave
% 1st harmonic square wave
% 5th harmonic square wave
% Calculate filter
% coefficients
% Calculate envelopes
% Down sample envelopes to get back to around 3000index= 1:8:length(fl);
fl=fl(index);
f2=f2(index);
f3=f3(index);
f4=f4(index);
f5=f5(index);
f6=f6(index);
% points total
axis(' auto');
x=linspace(0,3,length(fl)); % X-axis to be labeled in periods
subplot(1,2,1); % Plot 1st, in phase envelope
plot(x,f5/max(f5),x,f6/max(f6),' -- ' ,x,f4/max(f4), '-.');
xlabel= ( Period');
ylabel=(' Normalized Amplitude'); 50
legend('sin',' square','magic sin');
title('l1st, In Phase Envelope');
subplot(1,2,2); % Plot 5th, in phase envelope
plot(x,f2/max(f2),x,f3/max(f3), '-- ',x,fl/max(fl), ' -. ');
xlabel=(' Period');
ylabel= (' Normalized Amplitude');
legend(' sin', 'square',' magic sin');
title(' 5th, In Phase Envelope');
B.3 pllsim.m
%-------------
% This file simulates a hardware phase-locked loop.
% in Horowitz and Hill, using the 4046 with the type
% is simulated.
load -force refstrm
infreq=60;
loopgn=32;
sample rate=9600;
deltat=1/samplerate;
t=O;
index=1;
indexcnt = 1;
cyc=length(refstrm);
ngtrna=1;
ngtrnb=l;
phnum=0;
A loop, as described
II phase comparator,
% refstrm contains reference sine wave
%o freq (in Hz) of signal to which you wish to lock
% multiplying factor to get from the output of the
% filter to an index step for the reference waveform
% simulated sample rate
% absolute time variable
% actual index into the reference waveform (integer)
% what index should be (floating)
% number of points in reference waveform
% flag to mark a negative transition in the incoming
% waveform
% flag to mark a negative transition in the ref
% waveform
% phase pulse variable
addons=O;
flt_output=0;
window=360;
% phase pulse increment for time step + 1
% output of loop filter
% number of points to plot each time through the loop
incoming= zeros(1,window);
phpul=zeros(1,window);
refout= zeros(1,window);
fltvl=zeros(1,window);
delay=zeros(1,16);
refdly=zeros(1,16);
alpha=8387510*2 ^ (-24);
beta= 1098*2 ^ (- 24);
charlie=7549747*2 ^ (-24);
delta=838861*2 ^ (-24);
state=0;
incoming waveform to plot
phase pulse variables to plot
locked ref waveform to plot
output of filter to plot
delayed version of the incoming waveform
delayed version of locked ref waveform
% coefficients for loop filter
% state for loop filter
for i=1:500
for k=l1:window
% compute value of incoming waveform and delayed version of the incoming
% waveform for this time step and update the time
%---------------
incoming(k)=sin(2*pi*t*infreq);
t=t+delta_t;
delay= [delay(2:length(delay)) incoming(k)];
%---------------
% check if incoming * delayed version of incoming is negative. this is
% how we know a zero crossing (or transition) has occurred. if
% incoming * delay is negative and incoming is negative then neg transition
% has occurred, set ngtrna=l to mark. if incoming * delay is negative and
% incoming is positive then pos transition has occurred. linearly interpolate
% to find crossing exactly and increment pulse variable by this ratio.
% increment addons by 1 - ratio to keep track of what to add to pulse
% variable in the next time step. set ngtrna=O so we don't respond to
% positive edges again until neg transition detected. this avoids multiple
% positive edge detections.
%---------------
if( (incoming(k)*delay(1)) <0)
if((incoming(k)*ngtrna) >0)
ratio=incoming(k) -delay(length (delay) - 1);
ratio=incoming(k)/ratio;
phnum=phnum+ratio;
addons=addons+l-ratio;
ngtrna=0;
end;
if(incoming(k) <0)
ngtrna=1;
end;
end;
% calculate locked ref and delayed version of locked ref waveform for this
% time step.
% ---------------
refout (k) =refstrm (index);
refdly= [refdly(2:length(refdly)) refout(k)];
% --------------
% repeat zero crossing detection for ref waveform. only difference is that
% phase pulse variable is decremented if pos transition is detected.
%-- ----------- 90
if((refout(k)*refdly(1))<0)
if((refout(k)*ngtrnb)> 0)
ratio= refout (k) - refdly (length (refdly) - 1);
ratio=refout(k) /ratio;
phnum=phnum-ratio;
addons=addons- 1+ratio;
ngtrnb=0;
end;
if(refout(k) <0)
ngtrnb=l; 100
end;
end;
%-----------
% translate phase pulse variable into an actual input for the loop filter.
% first, must ensure that phnum is within the range of -1 to 1. then, add
% or subtract some ratio of the distance from the previous filter output to
% the filter input ranges (0 or 0.5) to or from the previous filter output.
% the ratio used is equal to the value of phnum.
S----------- 110
if(abs(phnum) > 1)
phnum=phnum/norm(phnum,2);
end;
phpul(k)=flt_output;
if(phnum > 0)
phpul(k)=flt_output+phnum*(0.5-fltoutput);
end;
if(phnum < 0)
phpul(k)=flt_output*(1+phnum); 120
end;
%-----------
% update filter only if phase pulse variable (filter input) for this time
% step was not equal to the previous filter output. this simulates a
% tri-stated input drive to the filter. also update phnum for next time step
% based upon the value of addons.
% ----------
if(phpul(k)!=fit _output)
fltvl(k)= 2*(charlie*state+delta*phpul(k)); 130
state= 2*(alpha*state+beta*phpul(k));
end;
if(phpul(k) ==fitoutput)
fltvl(k)=state;
end;
fit_output=fltvl(k);
phnum=phnum+addons;
if(abs(phnum) > 1) 140
phnum=phnum/norm(phnum,2);
end;
addons=O;
%----------
Yo from filter output, calculate the ref waveform index step and from this
% the updated index,. the actual index used must be an integer, but want
% to do calculations on the floating point value for
% improved accuracy. also, must wrap index around when it exceeds the
% number of points in the ref waveform. 150
%----------
delta_index=(fltvl(k)*loopgn);
indexcnt=indexcnt+delta_index;
if(round(indexcnt) >= (cyc+l))
indexcnt=indexcnt-cyc;
end;
index=round(indexcnt);
end; 160
x=O:window- 1;
plot (x,incoming,x,refout,x,phpul,x,fitvl)
string=sprintf("iteration %d, in freq = %.3f Hz, ref freq = %.3f Hz, step = .3f",
i,infreq,1/ (delta_t*cyc/delta_index),delta_index);
disp(string);
end;
B.3.1 Detailed Analysis of pllsim.m
The behavior of the digital PLL can be made more explicit through a detailed exam-
ination of relevant code pieces from pllsim.m.
The first piece of code that follows generates the delayed version of the incoming
signal for use by the edge detector. The incoming signal is the signal to which the
loop is trying to lock.
delay=[delay(2:length(delay)) incoming(k)]; % delay is a vector of length
% 16, thus delay(1) now
% contains the value of
% incoming 16 samples ago
The delayed version of the refout waveform is generated in an identical fashion. The
refout waveform is the output of the VCO.
refdly= [refdly(2:length(refdly)) refout(k)];
The next bit of code searches for edges on incoming.
if((incoming(k)*delay(1)) <0) % check for edge
if((incoming(k)*ngtrna)>0) % check for valid pos edge
ratio=incoming(k) -delay(length (delay)- 1);
ratio=incoming(k)/ratio; % linearly interpolate
phnum=phnum+ratio; % update phnum
addons=addons+l-ratio; % update addons to keep track of what
% phnum for next time step should be
ngtrna=0; % set flag to force a neg edge to
% found before another valid pos edge
end; 10o
if(incoming(k)<0) % check for valid neg edge
ngtrna=1; % set flag indicated that valid neg
% edge has been found
end;
end;
The ngtrna flag is used to prevent the detection of a positive edge until at least
one negative edge has been found. This prevents the detection of multiple positive
edges. The ratio variable stores the results of the linear interpolation. This variable
indicates that the zero crossing occurred ratio * T seconds ago where T is the sample
period. Since the zero crossing occurred in the past, ideally phnum for the last time
step should have been incremented by ratio and phnum for this time step should be
incremented by 1 - ratio. A delay is suffered by incrementing phnum for this time
step by ratio and updating the addons variable accordingly so phnum for the next
time step can be incremented by 1 - ratio. The value of the addons variable each time
through the loop starts at zero. The code to find edges on refout is similar with two
notable exceptions. First, a different flag, ngtrnb, is used to prevent multiple positive
edge detections. Second, phnum for this time step is decrement by ratio and addons
is updated so that phnum for the next time step can be decremented by 1 - ratio.
if((refout(k)*refdly(1)) <0)
if((refout (k) *ngtrnb) >0)
ratio=refout(k) -refdly(length(refdly)- 1);
ratio=refout(k)/ratio;
phnum=phnum-ratio;
addons=addons- 1+ratio;
ngtrnb=0;
end;
if(refout (k) <0)
ngtrnb=l; 10
end;
end;
It should be noted that phnum is not the phase pulse output used as the input
to the loop filter but is instead a convenient intermediate value used to generate the
phase pulse output as shown in the following code.
if(abs(phnum) > 1)
phnum=phnum/norm(phnum,2);
end;
phpul(k)=fit_output;
% ensure that phnum has not gone
% outside the range +1 to -1
% set phpul to the last filter output
% this is equivalent to tri-stating
% phpul (phpul = 0 indicates the
% input should be tri-stated)
if(phnum > 0)
phpul(k)=fitoutput+phnum* (0.5-fit_output);
end;
if(phnum < 0)
phpul(k)=flt_output*(1+phnum); % if phnu
% should
% - min
% min filt
end;
if phnum if pos
then pulse height
should be
phnum * (max filter
level - tri-state
level)
max filter level
is 0.5
n is neg then pulse height
be phnum * (tri-state level
filter level)
er level is 0
It is helpful when thinking about this last bit of code to remember that pulse height is
defined as the difference between the pulse level and the tri-state level. The tri-state
level is equivalent to the most recent output of the filter.
The loop filter is updated in the next code extract.
if(phpul(k)! =flt_output)
fltvl(k)= 2* (charlie*state+delta*phpul(k));
state= 2*(alpha*state+beta*phpul(k));
end;
if(phpul(k)==fit_output)
fltvl(k)=state;
end;
fitoutput=fltvl(k);
% if filter input is
% not tri-stated
% update output and
% state
% if filter input is tri-stated set output
% equal to state
% save output of the filter
Here an if clause checks for phpul to be equal to the previous output of the filter.
This is the case when the loop filter input is tri-stated.
After the filter is updated, phnum is updated for the next time step using addons.
phnum=phnum+addons; % update phnum
if(abs(phnum) > 1) % ensure phnum not outside range of +1 to -1
phnum=phnum/norm(phnum,2);
end;
addons=0; % clear addons for next time through the loop
This last piece of code is the final piece needed to ensure that the variables phnum,
ratio, and addons all combine to generate a phase pulse output, or phpul(k), that
behaves like the one depicted in Figure 3-9.
The method for evolving the index used to index the refstrm sine table can be
discerned from the last piece of code that follows.
deltaindex=(fltvl(k)*loopgn);
indexcnt=indexcnt+delta_index;
if(round(indexcnt) >= (cyc+l))
indexcnt=indexcnt-cyc;
end;
index=round (indexcnt);
calculate the change in index
(loopgn = 32 for this case)
update indexcnt
make sure indexcnt does not
exceed size of sine array
(cyc = 1024 for refstrm equal to a
1024 point sine wave)
round indexcnt to get an integer
for use in actually indexing the
sine table
The indexcnt variable records what the true, possibly non-integer value of the index
should be. Only integers can be used to index the sine array so indexcnt is rounded
to produce index.
B.4 fit.m
%------------
% fit.m function used with fmins to find zero and pole locations
% for lag compensation network
function y fit(p------------
function y = fit(params)
global w oph; % global variables containing the phase to cancel
% and the frequency over which that phase is
% evaluated io
z=params(1); % location of lag zero is first parameter
p=params(2); % location of lag pole is second parameter
num=conv([1 z,[1 z]); % calculate 2nd order lag transfer function
num=conv([1 O],num); % based upon zero and pole location
den=conv([1 p],[1 p]);
den=conv([1 50*2*pi],den);
[mag,ph]= bode(num,den,w); % evaluate phase of lag network 20
y=norm(ph+oph); % error equals norm of lag phase plus
% phase that needs to be canceled
B.5 lag.m
% lag.m function used in concert with fit.m. lag.m is called with form
% [lgnuml,lgnum2,lgden] = lag(freq,angle).
% Ignuml and Ignum2 are the numerator coefficients for the lag compensator
% to be entered into the DSP code. Igden is the denominator coefficient
% (other coefficient is assumed to be 0.5). freq is the frequency in Hz
% which produced the phase delay angle (degs). This measurement is made
% across the analog HPF in front of the DSP56303EVM's ADC.
%---------
function [lgnuml,lgnum2,lgden] = lag(freq,angle)
global w oph; % global variables containing the phase to cancel
% and the frequency over which that phase is
% evaluated
freq=freq*2*pi; % change freq to radians
angle= (90-angle)*2*pi/360; % HPF gives angle equal to
pole=freq/(tan(angle)); % pi/2 - atan(w/pole) so, knowing the angle
% (in rads), pole location can be calculated
f=logspace(log10(60),log10(4800),200); % define frequency range over which
w=2*pi*f; % to evaluate phase
[mg,oph]=bode([1 0],[1 pole],w); % evaluate phase to be canceled
guess=[35*2*pi 13*2*pi]; % provide initial guess as to location of
% lag double zero and lag double pole
plce=fmins('fit',guess) % call fmins with fit.m to find lag
% zero and pole location
[num,den]=bilinear([1 plce(1)],[1 plce(2)],9600); % convert continuous
% time transfer
% function into
% difference equation
% coefficients
num=num/2;
num=round(num*2^23);
Ignuml=num(1);
lgnum2=num(2);
den=den/2;
den=round(den*2^23);
lgden=(-1)*den(2);
% translate numerator coefficients into numbers to
% be entered into DSP code
% translate denominator coefficient into number to
% be entered into DSP code
B.6 fircoeff.m
% fircoeff(breakpoint) - breakpoint is the desired breakpoint of the low-pass
% FIR filter in Hz. The frequency response of the filter is plotted and a
% file constants.asm is returned. Constants.asm contains the FIR taps in a
% form compatible with Motorola's assembler/linker.
function fircoeff(breakpoint)
half_sr = 4800; % half_sr = half the sample rate
b=firl (255,breakpoint/half sr); o calculate taps
[h,w] =freqz(b, 1,2000); % calculate frequency response
mag=20*log10O(abs(h));
ph=angle(h);
ph=(unwrap(ph))* 180/pi;
w=w*half_sr/pi;
plt_length=round(breakpoint*2/half_sr*2000); % scale xaxis according to
% breakpoint
if(plt_length > 2000)
plt_length = 2000;
end;
if(plt length < 200)
plt_length = 200;
end;
subplot(2,1,1)
plot (w(1:plt_length),mag(l:plt_length));
xlabel(' Frequency (Hz)');
ylabel( 'Magnitude (dB) ');
subplot(2,1,2)
plot(w(l:plt_length),ph(1:plt_length));
xlabel( 'Frequency (Hz) ');
ylabel(' Phase (degs) ');
% subplot one is magnitude
% subplot two is phase (unwrapped)
% portion of function that writes coefficients to constants.asm
numperrow=4;
x=floor (length(b)/numperrow);
y=ceil(length(b) /numperrow);
[file,err]=fopen( 'constants.asm',' w'
for k=1:x % write coefficients to file
index= (k- 1)*numperrow;
fprintf(file, '\t\tdc\t');
for i=1:numperrow-1
fprintf(file,' %.8f, ',b(index+i));
end;
fprintf(file,' %. 8 n ', b(index+numperrow));
end;
if(y>x) % if length of coefficient vector is not divisible
% by four write the remainder 60
fprintf(file,' \t\tdc\t');
index=x*numperrow;
for k=(index+ 1):(length(b)-1)
% four coefficients per row
); % open file in write mode
fprintf(file,' %.8f, ', b (k));
end;
fprintf(file,' %.8An',b(length(b)));
end;
fclose(file);
B.7 comdump.m
[file,err]=fopen("envdata","r"); % envdata contains the envelope data
[data,count]=fread(file,128000, "short" ,0, "ieee-be"); % read the data
% can read up to
% 128000 short ints
% (256000 bytes) in
% big endian format
chanl=data(1:8:count);
chan2=data(2:8:count);
chan3=data(3:8:count);
chan4=data(4:8:count);
chan5=data(5:8:count);
chan6=data(6:8:count);
chan7=data(7:8:count);
chan8=data(8:8:count);
fclose(file);
% separate the channels
% close the file
x=linspace(0,length(chanl)/240,1ength(chanl)); % compute x axis in time
plot (x,chanl,x,chan2,x,chan3,x,chan4,x,chan5,x,chan6,x,chan7,x,chan8) 20
% plot the channels
Appendix C
C Code
C.1 patstr.c
#include<stdio.h>
main() {
int i, j;
char *channel[8];
unsigned char tmp[8192];
unsigned char output[8192];
FILE *file;
10
/ * Declare the eight channels to be used. Harmlpb, harmlqb, etc., are */
/ * already in binary form with second half first and first half second. */
channel[0]= "harmlpb";
channel[1]= "harmlqb";
channel [2]= "harm3pb";
channel[3]= "harm3qb";
channel[4] = "harm5pb";
channel [5]= "harm5qb";
channel[6]="";
channel[7]=" "; 20
for(i=O; i<8192; i++){
output[ij=0; /* Clear output vector */
}
/ * Search all the channels for file names. If one is present, read the */
/ * file and shift it up to the proper bit, i.e. channel 7 goes to bit */
/* 7, channel 0 goes to bit 0, etc. */
for(i=7; i>-1; i--){
if(channel[i] != ""){
file = fopen(channel[i], "rb");
fread(tmp, sizeof(unsigned char), 8192, file);
fclose(file);
for(j=0; j<8192; j++){
tmp[j]=tmplj] << i;
output j]=output j] I tmp[j];
/* Write the output to eprom.out. This is the file to be burned into */
/ * PROM. */
file = fopen("eprom.out", "wb");
fwrite(output, sizeof(unsigned char), 8192, file);
fclose(file);
C.2 coffcvt.c
/********************************************************/
/* This prgm reads a Motorola 56303 DSP COFF file in */
/* big endian format, */
/ * picks out the .txt and .dat sections, and then */
/* writes these sections (each with a small header) to */
/* the standard output in little endian format. The */
/ * header in front of each section contains 3 DSP words */
/ * (3 bytes each). The first word describes the type */
/* of section; 0=program memory (.txt), 1=x memory */
/ * (.dat), 2=y memory (.dat). The second word */ 10
/ * indicates the starting address of the section, and */
/ * the final word indicates the size of the section in */
/ * words. */
/********************************************************
#include<stdio.h>
#define NUM_O_SEC 4 / * word starting at byte 4 of file header gives #of sections */
#define OPT HDR_SZ 20 /* word starting at byte 20 gives length of optional hdr */
#define HDR_SZ 28 /* file hdr is 28 bytes */
#define SEC_HDR_SZ 52 /* each sec hdr is 52 bytes */
#define SEC_SZ 24 / * word starting at byte 24 of sec hdr gives sec size */
#define PMA 8 /* word starting at byte 8 gives physical mem addr */
#define PMM 12 /* word starting at byte 12 gives physical mem map */
#define VMA 16 /* word starting at byte 16 gives virtual mem addr */
#define VMM 20 /* word starting at byte 20 gives virtual mem map */
#define WD_LOC 28 /* word starting at byte 28 gives location of raw data */
#define WD_SZ 4 /* COFF file words are long ints which are 4 bytes long */
#define DSP_WD_SZ 3 /* DSP word is three bytes long */
int readwd();
unsigned char readbyt();
void writewd(int dataout);
FILE *filein;
main(int argc, char *argv[]){
int c, k;
int offset, secnum, secsz;
int inneroff, memtyp, memaddr;
int memcmpa, memcmpb, wdloc;
unsigned char blockfl, type;
if(argc != 2){
fprintf(stderr, "Usage:
exit ();
}
/ * error flag if program not called properly */
coffcvt name\n");
filein=fopen(argv[1], "rb"); /* open file passed in command line call */
offset=NUM_O_SEC; /* read number of sections in COFF file */
fseek(filein, offset, SEEK_SET);
secnum=readwd();
offset=OPT_HDR_SZ; /* read COFF file's optional header size */
fseek(filein, offset, SEEK_SET);
offset=readwd();
offset=offset+HDR_SZ; /* skip over COFF header and optional header */
for(k=0; k<secnum; k++){ /* and begin reading sections */
inneroff=offset+SEC_SZ; /* read section size */
fseek(filein, inneroff, SEEK_SET);
secsz=readwd();
if(secsz!=0){ /* if section size is not zero then continue */
inneroff=offset+PMM; /* read section type */
fseek(filein, inneroff, SEEK SET);
memtyp=readwd();
if(memtyp<4){ /* if section is for x, y, or program memory continue */
inneroff=offset+PMA; / * read physical memory address */
fseek(filein, inneroff, SEEK_SET);
memaddr=readwd();
inneroff=offset+VMA; /* read virtual memory address */
fseek(filein, inneroff, SEEK_SET);
memcmpa=readwd();
memcmpb=readwd();
blockfl=0; /* flag if virtual memory address is not what is expected */
if(memcmpa!=memaddr) blockfl=l;
if(memcmpb!=memtyp) blockfl=1;
inneroff=offset+1; / * read section type */
fseek(filein, inneroff, SEEKSET);
type=readbyt();
if(type!= 'b'){ /* type = b indicated uninitialized data */
inneroff=offset+WDLOC;
fseek(filein, inneroff, SEEKSET);
wdloc=readwd0; / * wdloc gives location in file of actual section data */
if(wdloc!=0) {
if(blockfl==0){
fprintf(stderr, "Sec type
fprintf(stderr, "Mem type
fprintf(stderr, "Mem addr
fprintf(stderr, "Sec size
fprintf(stderr, "Wd loc =
writewd(memtyp);
writewd(memaddr);
= %c\n", type); /* print some info to the */
= %d\n", memtyp); /* screen */
= %d\n", memaddr);
= %d\n", secsz);
Oxx\n\n", wdloc);
/* write header info */
writewd(secsz);
fseek(filein, wdloc, SEEK-SET);
for(c=0; c<secsz; c++){
wdloc=readwd0; /* re
writewd(wdloc);
else{
fprintf(stderr, "WARNING - Block flag =
fprintf(stderr, "Sec type = %c\n", type);
fprintf(stderr, "Offset = %d\n\n", offset);
ad section bytes and write them out */
1\n"); / * block flag = 1 indicates
/* initialized data that this */
/ * program can't handle */
}
offset=offset+SECHDR_SZ; /* reset offset pointer to point to next section */
}
writewd(0x0000); /* write a header of zeros to indicate that no */
writewd(0x0000); /* more sections follow */
writewd(0x0000);
fclose(filein);
/ * function readwd reads a long int from the COFF file */
int readwd(){
int c, out;
unsigned char tmp;
140
for(c=O; c<WD_SZ; c++){
fread(&tmp, sizeof(unsigned char), 1, filein);
out=(out<<8) I tmp;
}
return out;
}
/ * function readbyt reads a byte from the COFF file */
unsigned char readbyt(){ 150
unsigned char tmp;
fread(&tmp, sizeof(unsigned char), 1, filein);
return tmp;
}
/ * function writewd writes a DSP sized word to the standard output */
void writewd(int dataout){
160
int c;
unsigned char tmp;
for(c=0; c<DSP_WDSZ; c++){
tmp=(unsigned char)(dataout & Ox000000ff);
fwrite(&tmp, sizeof(unsigned char), 1, stdout);
dataout = (dataout > >8);
}
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Appendix D
Assembly Code
D.1 preproc.asm
nolist
'ioequ.asm '
'intequ.asm'
'ada_equ.asm'
'crvector.asm'
list
settings for CODEC (see ada_equ.asm)
CTRL WD 12
CTRL WD 34
CTRL WD 56
CTRL WD 78
equ
equ
equ
equ
TONE_OUTPUT EQU
TONEINPUT EQU
ic mod
id mod
alpha
beta
charlie
delta
fltshft
NOPREAMP+SAMP RATE 9+STEREO+DATA_16 o10
IMMED_3STATE+XTAL1 SELECT+BITS_64+CODEC_MASTER
$000000
$000000
HEADPHONE EN+LINEOUT EN+(0*LEFTATTN)+(0*RIGHT_ATTN)
MIC IN SELECT+(15*MONITOR ATTN)
equ $7fffff
equ $0003ff
equ
equ
equ
equ
8387510
1098
7549747
838861
;modulo mask for indexcnt
;modulo mask for index variables
;coefficients for state space
;representation of pll loop filter.
equ 5 ;shifting to line up loop filter output with
;decimal form
include
include
include
include
indexshft
smplbfsz
outbfsz
channel _num
envrate
ntnum
ntden
equ 13 ;shifting to truncate decimal portion of
equ
equ
equ
equ
;indexcnt
16384 ;size of A/D sample buffer
32 ;size of computer output buffer
equ 6946187
equ -550376
org
;number of channels
;# of samples to process before filtering
;numerator coeff for notch filter
6 ;denominator coeff for notch filter
x:0
------- buffers for talking with CODEC
RX_BUFFBASE
RX_data 1 2
RX_data 3 4
RX_data 5 6
RXdata 7 8
TXBUFF BASE
TXdata 1 2
TXdata 3 4
TXdata 5 6
TX data 7 8
RX PTR
TX PTR
rxhead
rxtail
numoitm
accumbuf
buffh
buffl
ngtrnin
ngtrnref
phnum
state
equ
ds
ds
ds
ds
equ
ds
ds
ds
ds
dc
dc
ds
ds
dc
equ
ds
ds
;data time slot
;data time slot
;data time slot
;data time slot
;data time slot
;data time slot
;data time slot
;data time slot
1/2 for
3/4 for
5/6 for
7/8 for
1/2 for
3/4 for
5/6 for
7/8 for
RX
RX
RX
RX
TX
TX
TX
TX
ISR
ISR
ISR
ISR
ISR
ISR
ISR
ISR
RX_BUFF_BASE ; Pointer for rx buffer
TX_BUFF_BASE ; Pointer for tx buffer
1 ;head pointer for A/D sample buffer
1 ;tail pointer for A/D sample buffer
0 ;# of samples in A/D sample buffer
*
1 ;small stack for storing accumulator
1 ;and x0 during
dc 1 ;flag marking neg transitions on incoming
;waveform (for pll)
dc 1 ;flag marking neg transitions on reference
;waveform (for pll)
dc 0 ;pll phase pulse #
dc 0 ;state of pll loop filter
------- buffers for storing delayed versions of incoming and reference
buffer m,16
indelay dc 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
endbuf
buffer m,16
dc 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
endbuf
------- fir filter coefficients
90
buffer m,256
fir dc 0.00040924,0.00041240,0.00041701,0.00042310
dc 0.00043069,0.00043981,0.00045046,0.00046268
dc 0.00047648,0.00049188,0.00050890,0.00052754
dc 0.00054784,0.00056979,0.00059342,0.00061873
dc 0.00064573,0.00067443,0.00070484,0.00073696
dc 0.00077080,0.00080635,0.00084363,0.00088263
dc 0.00092334,0.00096577,0.00100991,0.00105576
dc 0.00110331,0.00115254,0.00120346,0.00125604
dc 0.00131027,0.00136615,0.00142365,0.00148275 100
dc 0.00154343,0.00160568,0.00166947,0.00173478
dc 0.00180158,0.00186985,0.00193955,0.00201067
dc 0.00208315,0.00215698,0.00223211,0.00230852
dc 0.00238617,0.00246501,0.00254500,0.00262612
dc 0.00270830,0.00279151,0.00287571,0.00296085
dc 0.00304687,0.00313373,0.00322139,0.00330978
dc 0.00339886,0.00348858,0.00357887,0.00366969
dc 0.00376097,0.00385267,0.00394471,0.00403705
dc 0.00412963,0.00422237,0.00431523,0.00440814
dc 0.00450103,0.00459385,0.00468653,0.00477901 110
dc 0.00487122,0.00496310,0.00505459,0.00514561
dc 0.00523610,0.00532601,0.00541525,0.00550377
de 0.00559151,0.00567839,0.00576435,0.00584932
dc 0.00593325,0.00601606,0.00609770,0.00617810
dc 0.00625719,0.00633493,0.00641123,0.00648605
dc 0.00655932,0.00663098,0.00670098,0.00676926
dc 0.00683576,0.00690043,0.00696321,0.00702405
dc 0.00708290,0.00713971,0.00719443,0.00724701
dc 0.00729741,0.007345590.00739149,0.00743509
dc 0.00747634,0.007515200.00755164,0.00758562 120
dc 0.00761712,0.00764610,0.00767254,0.00769642
dc 0.00771770,0.00773636,0.00775240,0.00776579
dc 0.00777652,0.00778458,0.00778995,0.00779264
dc 0.00779264,0.00778995,0.00778458,0.00777652
dc 0.00776579,0.00775240,0.00773636,0.00771770
dc 0.00769642,0.00767254,0.00764610,0.00761712
dc 0.00758562,0.00755164,0.00751520,0.00747634
dc 0.00743509,0.00739149,0.00734559,0.00729741
dc 0.00724701,0.00719443,0.00713971,0.00708290
dc 0.00702405,0.00696321,0.00690043,0.00683576 130
dc 0.00676926,0.00670098,0.00663098,0.00655932
dc 0.00648605,0.00641123,0.00633493,0.00625719
dc 0.00617810,0.00609770,0.00601606,0.00593325
dc 0.00584932,0.00576435,0.00567839,0.00559151
dc 0.00550377,0.00541525,0.00532601,0.00523610
dc 0.00514561,0.00505459,0.00496310,0.00487122
dc 0.00477901,0.00468653,0.00459385,0.00450103
refdly
dc 0.00440814,0.00431523,0.00422237,0.00412963
dc 0.00403705,0.00394471,0.00385267,0.00376097
dc 0.00366969,0.00357887,0.00348858,0.00339886 140
dc 0.00330978,0.00322139,0.00313373,0.00304687
dc 0.00296085,0.00287571,0.00279151,0.00270830
dc 0.00262612,0.00254500,0.00246501,0.00238617
dc 0.00230852,0.00223211,0.00215698,0.00208315
dc 0.00201067,0.00193955,0.00186985,0.00180158
dc 0.00173478,0.00166947,0.00160568,0.00154343
dc 0.00148275,0.00142365,0.00136615,0.00131027
dc 0.00125604,0.00120346,0.00115254,0.00110331
dc 0.00105576,0.00100991,0.00096577,0.00092334
dc 0.00088263,0.00084363,0.00080635,0.00077080 150
dc 0.00073696,0.00070484,0.00067443,0.00064573
dc 0.00061873,0.00059342,0.00056979,0.00054784
dc 0.00052754,0.00050890,0.00049188,0.00047648
dc 0.00046268,0.00045046,0.00043981,0.00043069
dc 0.00042310,0.00041701,0.00041240,0.00040924
endbuf
------ stored sine and cosine (sine for p, cosine for q) 160
there are actually N+1 entries for both the sine and cosine
because rounding could cause the index variable to be set
to the (N+l)th entry
ref60 dc 0.00000000,0.00613588,0.01227154,0.01840673
dc 0.02454123,0.03067480,0.03680722,0.04293825
dc 0.04906767,0.05519524,0.06132073,0.06744391
dc 0.07356455,0.07968243,0.08579730,0.09190895
dc 0.09801713,0.10412162,0.11022219,0.11631862
dc 0.12241066,0.12849810,0.13458069,0.14065822 170
dc 0.14673046,0.15279717,0.15885812,0.16491310
dc 0.17096187,0.17700420,0.18303987,0.18906864
dc 0.19509030,0.20110461,0.20711135,0.21311029
dc 0.21910121,0.22508388,0.23105808,0.23702358
dc 0.24298015,0.24892758,0.25486563,0.26079409
dc 0.26671273,0.27262132,0.27851966,0.28440750
dc 0.29028464,0.29615085,0.30200591,0.30784960
dc 0.31368170,0.31950199,0.32531025,0.33110627
dc 0.33688981,0.34266068,0.34841864,0.35416348
dc 0.35989499,0.36561295,0.37131715,0.37700737 180
dc 0.38268339,0.38834500,0.39399199,0.39962415
dc 0.40524127,0.41084312,0.41642951,0.42200022
dc 0.42755504,0.43309377,0.43861619,0.44412209
dc 0.44961128,0.45508353,0.46053866,0.46597644
dc 0.47139668,0.47679917,0.48218371,0.48755010
dc 0.49289813,0.49822761,0.50353832,0.50883008
dc 0.51410268,0.51935593,0.52458962,0.52980356
dc 0.53499756,0.54017141,0.54532492,0.55045791
dc 0.55557017,0.56066151,0.56573174,0.57078068
dc 0.57580812,0.58081389,0.58579779,0.59075963 190
dc 0.59569923,0.60061641,0.60551097,0.61038273
dc 0.61523152,0.62005714,0.62485941,0.62963816
dc 0.63439321,0.63912437,0.64383147,0.64851432
dc 0.65317277,0.65780661,0.66241570,0.66699984
dc 0.67155887,0.67609262,0.68060092,0.68508359
dc 0.68954046,0.69397138,0.69837617,0.70275466
dc 0.70710670,0.71143211,0.71573074,0.72000242
dc 0.72424700,0.72846430,0.73265418,0.73681648
dc 0.74095104,0.74505770,0.74913631,0.75318671
dc 0.75720876,0.76120229,0.76516717,0.76910325 200
dc 0.77301036,0.77688837,0.78073714,0.78455650
dc 0.78834633,0.79210648,0.79583681,0.79953717
dc 0.80320744,0.80684746,0.81045710,0.81403623
dc 0.81758472,0.82110242,0.82458920,0.82804495
dc 0.83146951,0.83486278,0.83822461,0.84155488
dc 0.84485346,0.84812024,0.85135509,0.85455789
dc 0.85772851,0.86086684,0.86397275,0.86704614
dc 0.87008689,0.87309487,0.87606999,0.87901212
dc 0.88192116,0.88479699,0.88763951,0.89044862
dc 0.89322419,0.89596614,0.89867436,0.90134874 210
dc 0.90398919,0.90659560,0.90916787,0.91170592
dc 0.91420965,0.91667895,0.91911374,0.92151393
dc 0.92387942,0.92621013,0.92850597,0.93076685
dc 0.93299269,0.93518340,0.93733890,0.93945911
dc 0.94154395,0.94359335,0.94560721,0.94758548
dc 0.94952807,0.95143491,0.95330593,0.95514105
dc 0.95694022,0.95870336,0.96043040,0.96212129
dc 0.96377595,0.96539433,0.96697636,0.96852198
dc 0.97003114,0.97150378,0.97293984,0.97433927
dc 0.97570201,0.97702803,0.97831725,0.97956965 220
dc 0.98078516,0.98196375,0.98310537,0.98420998
dc 0.98527752,0.98630798,0.98730130,0.98825745
dc 0.98917639,0.99005809,0.99090252,0.99170964
dc 0.99247942,0.99321183,0.99390685,0.99456445
dc 0.99518461,0.99576730,0.99631249,0.99682018
dc 0.99729034,0.99772295,0.99811799,0.99847546
dc 0.99879534,0.99907761,0.99932227,0.99952930
dc 0.99969870,0.99983046,0.99992458,0.99998106
ref60q dc 0.99999988,0.99998106,0.99992458,0.99983046
dc 0.99969870,0.99952930,0.99932227,0.99907761 230
dc 0.99879534,0.99847546,0.99811799,0.99772295
dc 0.99729034,0.99682018,0.99631249,0.99576730
dc 0.99518461,0.99456445,0.99390685,0.99321183
dc 0.99247942,0.99170964,0.99090252,0.99005809
dc 0.98917639,0.98825745,0.98730130,0.98630798
dc 0.98527752,0.98420998,0.98310537,0.98196375
dc 0.98078516,0.97956965,0.97831725,0.97702803
dc 0.97570201,0.97433927,0.97293984,0.97150378
dc 0.97003114,0.96852198,0.96697636,0.96539433
dc 0.96377595,0.96212129,0.96043040,0.95870336 240
dc 0.95694022,0.95514105,0.95330593,0.95143491
dc 0.94952807,0.94758548,0.94560721,0.94359335
dc 0.94154395,0.93945911,0.93733890,0.93518340
dc 0.93299269,0.93076685,0.92850597,0.92621013
dc 0.92387942,0.92151393,0.91911374,0.91667895
dc 0.91420965,0.91170592,0.90916787,0.90659560
dc 0.90398919,0.90134874,0.89867436,0.89596614
dc 0.89322419,0.89044862,0.88763951,0.88479699
dc 0.88192116,0.87901212,0.87606999,0.87309487
dc 0.87008689,0.86704614,0.86397275,0.86086684 250
dc 0.85772851,0.85455789,0.85135509,0.84812024
dc 0.84485346,0.84155488,0.83822461,0.83486278
dc 0.83146951,0.82804495,0.82458920,0.82110242
de 0.81758472,0.81403623,0.81045710,0.80684746
dc 0.80320744,0.79953717,0.79583681,0.79210648
dc 0.78834633,0.78455650,0.78073714,0.77688837
dc 0.77301036,0.76910325,0.76516717,0.76120229
dc 0.75720876,0.75318671,0.74913631,0.74505770
dc 0.74095104,0.73681648,0.73265418,0.72846430
dc 0.72424700,0.72000242,0.71573074,0.71143211 260
dc 0.70710670,0.70275466,0.69837617,0.69397138
dc 0.68954046,0.68508359,0.68060092,0.67609262
dc 0.67155887,0.66699984,0.66241570,0.65780661
dc 0.65317277,0.64851432,0.64383147,0.63912437
dc 0.63439321,0.62963816,0.62485941,0.62005714
dc 0.61523152,0.61038273,0.60551097,0.60061641
dc 0.59569923,0.59075963,0.58579779,0.58081389
dc 0.57580812,0.57078068,0.56573174,0.56066151
dc 0.55557017,0.55045791,0.54532492,0.54017141
dc 0.53499756,0.52980356,0.52458962,0.51935593 270
dc 0.51410268,0.50883008,0.50353832,0.49822761
dc 0.49289813,0.48755010,0.48218371,0.47679917
dc 0.47139668,0.46597644,0.46053866,0.45508353
dc 0.44961128,0.44412209,0.43861619,0.43309377
dc 0.42755504,0.42200022,0.41642951,0.41084312
dc 0.40524127,0.39962415,0.39399199,0.38834500
dc 0.38268339,0.37700737,0.37131715,0.36561295
dc 0.35989499,0.35416348,0.34841864,0.34266068
dc 0.33688981,0.33110627,0.32531025,0.31950199
dc 0.31368170,0.30784960,0.30200591,0.29615085 280
dc 0.29028464,0.28440750,0.27851966,0.27262132
dc 0.26671273,0.26079409,0.25486563,0.24892758
dc 0.24298015,0.23702358,0.23105808,0.22508388
dc 0.21910121,0.21311029,0.20711135,0.20110461
de 0.19509030,0.18906864,0.18303987,0.17700420
dc 0.17096187,0.16491310,0.15885812,0.15279717
dc 0.14673046,0.14065822,0.13458069,0.12849810
dc 0.12241066,0.11631862,0.11022219,0.10412162
dc 0.09801713,0.09190895,0.08579730,0.07968243
dc 0.07356455,0.06744391,0.06132073,0.05519524 290
dc 0.04906767,0.04293825,0.03680722,0.03067480
dc 0.02454123,0.01840673,0.01227154,0.00613588
dc 0.00000000,-0.00613588,-0.01227154,-0.01840673
dc -0.02454123,-0.03067480,-0.03680722,-0.04293825
dc -0.04906767,-0.05519524,-0.06132073,-0.06744391
dc -0.07356455,-0.07968243,-0.08579730,-0.09190895
dc -0.09801713,-0.10412162,-0.11022219,-0.11631862
dc -0.12241066,-0.12849810,-0.13458069,-0.14065822
dc -0.14673046,-0.15279717,-0.15885812,-0.16491310
dc -0.17096187,-0.17700420,-0.18303987,-0.18906864 300
dc -0.19509030,-0.20110461,-0.20711135,-0.21311029
dc -0.21910121,-0.22508388,-0.23105808,-0.23702358
dc -0.24298015,-0.24892758,-0.25486563,-0.26079409
dc -0.26671273,-0.27262132,-0.27851966,-0.28440750
dc -0.29028464,-0.29615085,-0.30200591,-0.30784960
dc -0.31368170,-0.31950199,-0.32531025,-0.33110627
dc -0.33688981,-0.34266068,-0.34841864,-0.35416348
dc -0.35989499,-0.36561295,-0.37131715,-0.37700737
dc -0.38268339,-0.38834500,-0.39399199,-0.39962415
dc -0.40524127,-0.41084312,-0.41642951,-0.42200022 310
dc -0.42755504,-0.43309377,-0.43861619,-0.44412209
dc -0.44961128,-0.45508353,-0.46053866,-0.46597644
dc -0.47139668,-0.47679917,-0.48218371,-0.48755010
dc -0.49289813,-0.49822761,-0.50353832,-0.50883008
dc -0.51410268,-0.51935593,-0.52458962,-0.52980356
dc -0.53499756,-0.54017141,-0.54532492,-0.55045791
dc -0.55557017,-0.56066151,-0.56573174,-0.57078068
dc -0.57580812,-0.58081389,-0.58579779,-0.59075963
dc -0.59569923,-0.60061641,-0.60551097,-0.61038273
dc -0.61523152,-0.62005714,-0.62485941,-0.62963816 320
dc -0.63439321,-0.63912437,-0.64383147,-0.64851432
dc -0.65317277,-0.65780661,-0.66241570,-0.66699984
de -0.67155887,-0.67609262-0.68060092,-0.68508359
dc -0.68954046,-0.69397138,-0.69837617,-0.70275466
dc -0.70710670,-0.71143211,-0.71573074,-0.72000242
dc -0.72424700,-0.72846430,-0.73265418,-0.73681648
dc -0.74095104,-0.74505770,-0.74913631,-0.75318671
dc -0.75720876,-0.76120229,-0.76516717,-0.76910325
dc -0.77301036,-0.77688837,-0.78073714,-0.78455650
dc -0.78834633,-0.79210648,-0.79583681,-0.79953717 330
dc -0.80320744,-0.80684746,-0.81045710,-0.81403623
dc -0.81758472,-0.82110242,-0.82458920,-0.82804495
dc -0.83146951,-0.83486278,-0.83822461,-0.84155488
de -0.84485346,-0.84812024,-0.85135509,-0.85455789
dc -0.85772851,-0.86086684,-0.86397275,-0.86704614
dc -0.87008689,-0.87309487,-0.87606999,-0.87901212
de -0.88192116,-0.88479699,-0.88763951,-0.89044862
dc -0.89322419,-0.89596614,-0.89867436,-0.90134874
dc -0.90398919,-0.90659560,-0.90916787,-0.91170592
dc -0.91420965,-0.91667895,-0.91911374,-0.92151393 340
dc -0.92387942,-0.92621013,-0.92850597,-0.93076685
dc -0.93299269,-0.93518340,-0.93733890,-0.93945911
dc -0.94154395,-0.94359335,-0.94560721,-0.94758548
dc -0.94952807,-0.95143491,-0.95330593,-0.95514105
dc -0.95694022,-0.95870336,-0.96043040,-0.96212129
dc -0.96377595,-0.96539433,-0.96697636,-0.96852198
dc -0.97003114,-0.97150378,-0.97293984,-0.97433927
dc -0.97570201,-0.97702803,-0.97831725,-0.97956965
dc -0.98078516,-0.98196375,-0.98310537,-0.98420998
dc -0.98527752,-0.98630798,-0.98730130,-0.98825745 350
dc -0.98917639,-0.99005809,-0.99090252,-0.99170964
dc -0.99247942,-0.99321183,-0.99390685,-0.99456445
dc -0.99518461,-0.99576730,-0.99631249,-0.99682018
dc -0.99729034,-0.99772295,-0.99811799,-0.99847546
dc -0.99879534,-0.99907761,-0.99932227,-0.99952930
dc -0.99969870,-0.99983046,-0.99992458,-0.99998106
dc -0.99999988,-0.99998106,-0.99992458,-0.99983046
dc -0.99969870,-0.99952930,-0.99932227,-0.99907761
dc -0.99879534,-0.99847546,-0.99811799,-0.99772295
dc -0.99729034,-0.99682018,-0.99631249,-0.99576730 360
dc -0.99518461,-0.99456445,-0.99390685,-0.99321183
dc -0.99247942,-0.99170964,-0.99090252,-0.99005809
dc -0.98917639,-0.98825745,-0.98730130,-0.98630798
dc -0.98527752,-0.98420998,-0.98310537,-0.98196375
dc -0.98078516,-0.97956965,-0.97831725,-0.97702803
dc -0.97570201,-0.97433927,-0.97293984,-0.97150378
de -0.97003114,-0.96852198,-0.96697636,-0.96539433
de -0.96377595,-0.96212129,-0.96043040,-0.95870336
dc -0.95694022,-0.95514105,-0.95330593,-0.95143491
dc -0.94952807,-0.94758548,-0.94560721,-0.94359335 370
dc -0.94154395,-0.93945911,-0.93733890,-0.93518340
dc -0.93299269,-0.93076685,-0.92850597,-0.92621013
dc -0.92387942,-0.92151393,-0.91911374,-0.91667895
dc -0.91420965,-0.91170592,-0.90916787,-0.90659560
dc -0.90398919,-0.90134874,-0.89867436,-0.89596614
dc -0.89322419,-0.89044862,-0.88763951,-0.88479699
dc -0.88192116,-0.87901212,-0.87606999,-0.87309487
dc -0.87008689,-0.86704614,-0.86397275,-0.86086684
dc -0.85772851,-0.85455789,-0.85135509,-0.84812024
dc -0.84485346,-0.84155488,-0.83822461,-0.83486278 380
dc -0.83146951,-0.82804495,-0.82458920,-0.82110242
dc -0.81758472,-0.81403623,-0.81045710,-0.80684746
dc -0.80320744,-0.79953717,-0.79583681,-0.79210648
dc -0.78834633,-0.78455650,-0.78073714,-0.77688837
de -0.77301036,-0.76910325,-0.76516717,-0.76120229
dc -0.75720876,-0.75318671,-0.74913631,-0.74505770
dc -0.74095104,-0.73681648,-0.73265418,-0.72846430
dc -0.72424700,-0.72000242,-0.71573074,-0.71143211
dc -0.70710670,-0.70275466,-0.69837617,-0.69397138
dc -0.68954046,-0.68508359,-0.68060092,-0.67609262 390
dc -0.67155887,-0.66699984,-0.66241570,-0.65780661
dc -0.65317277,-0.64851432,-0.64383147,-0.63912437
dc -0.63439321,-0.62963816,-0.62485941,-0.62005714
dc -0.61523152,-0.61038273,-0.60551097,-0.60061641
dc -0.59569923,-0.59075963,-0.58579779,-0.58081389
dc -0.57580812,-0.57078068,-0.56573174,-0.56066151
dc -0.55557017,-0.55045791,-0.54532492,-0.54017141
dc -0.53499756,-0.52980356,-0.52458962,-0.51935593
dc -0.51410268,-0.50883008,-0.50353832,-0.49822761
dc -0.49289813,-0.48755010,-0.48218371,-0.47679917 400
de -0.47139668,-0.46597644,-0.46053866,-0.45508353
dc -0.44961128,-0.44412209,-0.43861619,-0.43309377
dc -0.42755504,-0.42200022,-0.41642951,-0.41084312
dc -0.40524127,-0.39962415,-0.39399199,-0.38834500
de -0.38268339,-0.37700737,-0.37131715,-0.36561295
dc -0.35989499,-0.35416348,-0.34841864,-0.34266068
dc -0.33688981,-0.33110627,-0.32531025,-0.31950199
dc -0.31368170,-0.30784960,-0.30200591,-0.29615085
dc -0.29028464,-0.28440750,-0.27851966,-0.27262132
dc -0.26671273,-0.26079409,-0.25486563,-0.24892758 410
dc -0.24298015,-0.23702358-0.23105808,-0.22508388
dc -0.21910121,-0.21311029,-0.20711135,-0.20110461
dc -0.19509030,-0.18906864,-0.18303987,-0.17700420
dc -0.17096187,-0.16491310,-0.15885812,-0.15279717
dc -0.14673046,-0.14065822,-0.13458069,-0.12849810
dc -0.12241066,-0.11631862,-0.11022219,-0.10412162
dc -0.09801713,-0.09190895,-0.08579730,-0.07968243
dc -0.07356455,-0.06744391,-0.06132073,-0.05519524
dc -0.04906767,-0.04293825,-0.03680722,-0.03067480
dc -0.02454123,-0.01840673,-0.01227154,-0.00613588 420
dc -0.00000000,0.00613588,0.01227154,0.01840673
dc 0.02454123,0.03067480,0.03680722,0.04293825
dc 0.04906767,0.05519524,0.06132073,0.06744391
dc 0.07356455,0.07968243,0.08579730,0.09190895
dc 0.09801713,0.10412162,0.11022219,0.11631862
dc 0.12241066,0.12849810,0.13458069,0.14065822
dc 0.14673046,0.15279717,0.15885812,0.16491310
dc 0.17096187,0.17700420,0.18303987,0.18906864
dc 0.19509030,0.20110461,0.20711135,0.21311029
dc 0.21910121,0.22508388,0.23105808,0.23702358 430
dc 0.24298015,0.24892758,0.25486563,0.26079409
dc 0.26671273,0.27262132,0.27851966,0.28440750
dc 0.29028464,0.29615085,0.30200591,0.30784960
dc 0.31368170,0.31950199,0.32531025,0.33110627
dc 0.33688981,0.34266068,0.34841864,0.35416348
dc 0.35989499,0.36561295,0.37131715,0.37700737
dc 0.38268339,0.38834500,0.39399199,0.39962415
dc 0.40524127,0.41084312,0.41642951,0.42200022
dc 0.42755504,0.43309377,0.43861619,0.44412209
dc 0.44961128,0.45508353,0.46053866,0.46597644 440
dc 0.47139668,0.47679917,0.48218371,0.48755010
dc 0.49289813,0.49822761,0.50353832,0.50883008
dc 0.51410268,0.51935593,0.52458962,0.52980356
dc 0.53499756,0.54017141,0.54532492,0.55045791
dc 0.55557017,0.56066151,0.56573174,0.57078068
dc 0.57580812,0.58081389,0.58579779,0.59075963
dc 0.59569923,0.60061641,0.60551097,0.61038273
dc 0.61523152,0.62005714,0.62485941,0.62963816
dc 0.63439321,0.63912437,0.64383147,0.64851432
dc 0.65317277,0.65780661,0.66241570,0.66699984 450
dc 0.67155887,0.67609262,0.68060092,0.68508359
dc 0.68954046,0.69397138,0.69837617,0.70275466
dc 0.70710670,0.71143211,0.71573074,0.72000242
dc 0.72424700,0.72846430,0.73265418,0.73681648
dc 0.74095104,0.74505770,0.74913631,0.75318671
dc 0.75720876,0.76120229,0.76516717,0.76910325
dc 0.77301036,0.77688837,0.78073714,0.78455650
de 0.78834633,0.79210648,0.79583681,0.79953717
dc 0.80320744,0.80684746,0.81045710,0.81403623
dc 0.81758472,0.82110242,0.82458920,0.82804495 460
dc 0.83146951,0.83486278,0.83822461,0.84155488
dc 0.84485346,0.84812024,0.85135509,0.85455789
dc 0.857728510.86086684,0.86397275,0.86704614
dc 0.87008689,0.87309487,0.87606999,0.87901212
dc 0.88192116,0.88479699,0.88763951,0.89044862
dc 0.89322419,0.89596614,0.89867436,0.90134874
dc 0.90398919,0.90659560,0.90916787,0.91170592
dc 0.91420965,0.91667895,0.91911374,0.92151393
dc 0.92387942,0.92621013,0.92850597,0.93076685
dc 0.93299269,0.93518340,0.93733890,0.93945911 470
dc 0.94154395,0.94359335,0.94560721,0.94758548
dc 0.94952807,0.95143491,0.95330593,0.95514105
dc 0.95694022,0.95870336,0.96043040,0.96212129
dc 0.96377595,0.96539433,0.96697636,0.96852198
dc 0.97003114,0.97150378,0.97293984,0.97433927
dc 0.97570201,0.97702803,0.97831725,0.97956965
dc 0.98078516,0.98196375,0.98310537,0.98420998
dc 0.98527752,0.98630798,0.98730130,0.98825745
dc 0.98917639,0.99005809,0.99090252,0.99170964
dc 0.99247942,0.99321183,0.99390685,0.99456445 480
dc 0.99518461,0.99576730,0.99631249,0.99682018
dc 0.99729034,0.99772295,0.99811799,0.99847546
dc 0.99879534,0.99907761,0.99932227,0.99952930
dc 0.99969870,0.99983046,0.99992458,0.99998106
dc 0.99999988
----- - pointers to the values to be filtered (fitee's) for each channel
490
buffer m,channel_num
flt60pnt ds 1
flt2pnt ds 1
flt3pnt ds 1
flt4pnt ds 1
flt5pnt ds 1
flt6pnt ds 1
flt7pnt ds 1
flt8pnt ds 1
endbuf 500
indexcnt dc 0 ;index for locking (decimal form)
indexp dc 0 ;index for locking (integer form)
------- index variables for each channel
index1 ds 1
index2 ds 1 510
index3 ds 1
index4 ds 1
index5 ds 1
index6 ds 1
index7 ds 1
index8 ds 1
------ variables determining if each channel's index is an offset from the
stored sine wave (ref60) or the stored cosine (ref60q)
whol
who2
who3
who4
who5
who6
who7
who8
ref60
ref60q
ref60
ref60q
ref60
ref60q
ref60
ref60q
------ multiplying factor to determine indexes for the channels. who & mult
combine to determine if channel if p, 3q, 7p, etc. current settings
are p,q,3p,3q,5p,5q,7p,and 7q
mult1
mult2
mult3
mult4
mult5
mult6
mult7
mult8
dc 3
dc 3
dc 5
;# of samples processed
;pointer for computer output buffer
;flag for go, stop command
;add ons to phnum for next time step
;previous time steps filter output
;states for the notch filters for each
;of the eight channels
notchpnt dc notch_st
org x:$008000
;pointer to notch filter states
;off chip SRAM
numproc
outbfpt
stopfig
addons
fit out
notch stl
notch st2
notch st3
notch st4
notch st5
notch st6
notch st7
notch st8
m,smplbfsz
smplbfsz
m,outbfsz
outbfsz
;buffer for A/D samples
;buffer for computer output
org y:O
------ buffers storing fltee's for each channel
m,256
256
m,256
256
m,256
256
buffer m,256
ds 256
endbuf
m,256
256
m,256
256
m,256
256
m,256
256
org P:$100
START
;disable interrupts
;turn off double precision mult
;clear stack pointer
;clear stack counter
rxbuff
outbuff
buffer
ds
endbuf
buffer
ds
endbuf
buffer
ds
endbuf
buffer
ds
endbuf
buffer
ds
endbuf
fit60
fit2
fit3
fit4
fit5
fit6
fit7
fit8
buffer
ds
endbuf
buffer
ds
endbuf
buffer
ds
endbuf
buffer
ds
endbuf
ori
andi
movec
move
#3,mr
#$af,mr
#0,SP
#0,SC
movep #$040004,x:MPCTL
movep #$000801,x:M_TCSRO
movep #$008911,x:M_AARO
movep #$000001,x:MBCR
move #refdly,r7
move #-2,n7
move #15,m7
move #indelay,r3
move #-2,n3
move #15,m3
move #ref60,r5
move #-1,m5
move #O,xl
move x:ngtrnin,yl
move #flt60,xO
move x0,x:flt60pnt
move #flt2,xO
move x0,x:flt2pnt
move #flt3,xO
move x0,x:flt3pnt
move #flt4,x0
move x0,x:flt4pnt
move #flt5,xO
move x0,x:flt5pnt
move #flt6,xO
move x0,x:flt6pnt
move #flt7,xO
move x0,x:fit7pnt
move #flt8,xO
move x0,x:flt8pnt
move #255,m4
move #255,m0
move #rxbuff,xO
move x0,x:rxhead
move x0,x:rx_tail
move #out_buff,xO
move x0,x:outbfpt
move #fir,rO
jsr portinit
jsr adainit
move #TONE_OUTPUT,x0
;PLL = 16.9344 x 5 = 84.672MHz
;setup up led for use
;set up sram for addresses
;$008000-$00ffff. one wait state
;initialize ref delay pointer
;modulo 16 addressing
;initialize indelay buffer
;modulo 16 addressing
;set up ref pointer
;linear addressing
;set constants in xl and yl
;DON' TTOUCH
;set up fltee pointers
;set up modulo 256 for fir
;set up modulo 256 for fltees
;initialize rx_head
;initialize rx_tail
;initialize output buffer pointer
;initialize fir pointer
;initialize parallel port
;initialize the codec, this turns
;on interrupts
;establish settings for CODEC output
x0,x:TX_BUFF BASE+2
#TONE_INPUT,x0
xO,x:TX_BUFF_BASE+3
------ address pointer definitions
rO =
rl =
r2 =
r3 =
go_lp
move
cmp
jset
jset
move
move
move
move
move
move
jsr
FIR taps
corruptible
corruptible
delayed incoming
x:numoitm,a
#O,a
#2,sr,golp
#3,sr,go_lp
x:rx_tail,r2
#(smplbfsz-1),m2
x:(r2)+,x0
r2,x:rx tail
#chl_sta,rl
#-1,ml
pcfilt
move #whol,nl
move #indexl,n2
move #flt60pnt,r2
move #(channel_num-1),m2
do # (channel_num),endmix
move nl,rl ;load c
move x:(rl)+,r5 ;addre
move rl,nl
move n2,rl
move x:(rl)+,n5 ;load c
move x:(r5+n5),y0 ;load F
move rl,n2
FIFO's to be filtered
VCO output
ADC interrupt routine
delayed VCO output
;check numoitm
;if numoitm is zero or neg then no A/D
;samples to process
;load current ref
;rl = linear addressing
;phase correct filter the current
;load address of whol into n1
;load address of indexl into n2
;load address of flt60pnt into r2
;r2 = circular addressing
:ontents of who variable into r5 (i.e.
ss of ref60 or address of ref60q)
ontents of index variable into n5
roper sample of ref waveform into yO
mpy x0,y0,a
move al,y:(r4)+
move r4,x:(r2)+
move x:numproc,a
cmp #(envrate-1),a
jclr #3,sr,mult
x:(r2),r4 ;multiply current and ref
;sample and move fltee pointer
;into r4
;move result into fltee buffer
;store updated fltee pointer
;compare previous value of numproc to envrate.
;if equal jump to the filtering (mult) portion
move
move
move
endmix
#1,a
al,x:numproc
multend
al,x:numproc
x:outbfpt,rl
#(outbfsz-1),ml
;numproc != envrate-1 so increment numproc and
;skip filtering
;reset numproc to 0
;load rl with computer output buffer pointer
;rl = circular addressing
do # (channel_num),multeda
;clear accumulator
;load r4 with fltee pointer
y:(r4)+,y0 ;xO gets fir coefficient, yO
;gets fltee sample
do #255,endftr
mac xO,yO,a
mac xO,yO,a
asl #1,a,a
move al,xO
move x:notchpnt,r4
move x:(r4),a
macri #ntnum,xO,a
move al,yO
mpyi #ntnum,xO,a
macri #ntden,yO,a
move al,x:(r4) +
move r4,x:notchpnt
move yO,x:(rl)+
x:(rO)+,xO
r4,x:(r2)+
y:(r4)+,yO
;put fltee pointer back
;multiply result by 2
;move result into x0
;move notch state for this channel
;into a. note: using r4 is okay as long
;as m4 is not touched and the notch states'
;addresses do not straddle a
;multiple of 256
;calculate output of notch filter and put
;result in yO
;update notch filter state and store it
;away. also update notchpnt and store it
;away.
;store output in computer output buffer
move #notch_st1,xO
move x0,x:notchpnt
move
move
rl,a
al,x:outbfpt
bset #M_DO,x:M_TCS
move x:stopfig,x0
jclr #0,xO,multend
;reset notchpnt
;store updated computer output buffer pointer
RO ;turn led on
mult
add
move
jmp
clr
move
move
move
clr
move
move
a
x:(r2),r4
x:(rO)+,xO
endftr
multeda
bclr #M_DO,x:M_TCS
cmp #out_buff,a
jsset #2,sr,outport
multend
move
move
jsr
#ref60,r5
x:indexp,n5
pll_loop
RO ;turn led off
;if pointer wrapped around its time to output
;to computer
;load ref waveform used for locking
;execute pll
jmp golp
move x:rx_tail,r2
move #(smplbfsz-1),m2
move x:(r2)+,xO
move r2,x:rx_tail
move
sub
move
move
move
jsr
x:numoitm,a
#1,a
al,x:numoitm
#ch2_sta,rl
#-1,ml
pcfilt
move xO,x:(r3)+
move x:(r3),yO
mpy xO,yO,a
jclr #3,sr,noedin
mpy
movec
and
jclr
move
sub
asr
move
do
div
move
move
add
cmp
jset
x0,yO,a
sr,a
#$Oc,a
#2,sr,ngedin
;load voltage ref
;decrement numoitm
;phase correct voltage
;load delay voltage ref
x:ngtrnin,yO
x:(r3+n3),yO
;check for incoming edge
;check for pos edge
xO,b ;pos edge found so linearly interpolate
yO,b xO,a ;to find ratio of time from crossing over
#1,a,a ;time from last sample
bl,yO
#24,divinlp
yO,a
aO,a
x:phnum,b
a,b
#0.5,b
#3,sr,gdhr
;add 0.5 * ratio to phnum add check to see
;that phnum hasn't become greater than 0.5
pll_loop
divin_lp
move #0.5,b
gdhr
x:addons,xO
jclr #23,xO,noedin
move yl,x:ngtrnin
;increment addons by 0.5 - ratio
;addons will be added to
;phnum next time step
;set flag so other pos edges are not
;looked for until a neg edge is found
;check for neg edge
;neg edge found so reset flag to
;look for pos edges again
x:(r5+n5),xO
xO,x:(r7)+
x:(r7),y0
xO,y0,a
#3,sr,noedrf
x0,y0,a
sr,a
#$Oc,a
#2,sr,ngedrf
xO,b
yO,b
#1,a,a
move bl,yO
;load VCO output
x:ngtrnref,yO
x:(r7+n7),yO
;check for edge
;check for pos edge
;pos edge found so linearly interpolate
xO,a ;to find ratio of time from crossing over
;time from last sample
#24,divrflp
yO,a
aO,a
x:phnum,b
a,b
#-0.5,b
#3,sr,goodhr
;subtract 0.5 * ratio from phnum and check
;to make sure that phnum hasn't gotten
;smaller than -0.5
move #-0.5,b
bl,x:phnum
#0.5,b
b,a x:addons,xO
xO,a
al,x:addons
xl,x:ngtrnref
;decrement addons by 0.5 - ratio
;addons will be added to phnum
;next time step
;set flag so other pos edges are not
;looked for until a neg edge is found
bl,x:phnum
#0.5,b
a,b
move
move
sub
add
move
move
jmp
xO,b
bl,x:addons
xl,x:ngtrnin
noedin
ngedin
noedin
move
move
move
mpy
jclr
mpy
movec
and
jclr
move
sub
asr
divrflp
move
move
sub
cmp
jclr
goodhr
move
move
sub
add
move
move
jmp noedrf
jclr #23,xO,noedrf
move yl,x:ngtrnref
noedrf
a x:l
xO,a
#3,sr,grow
#2,sr,hold
x:flt_out,yO
x0,yO,a
#1,a,a
yO,a x:s
al,xO
update
clr
cmp
jset
jset
move
mpy
asl
add
move
jmp
move
move
asr
jmp
move
move
sub
move
mpy
asl
add
move
mpyi
maci
move
asr
mpyi #alpha,yO,b
maci #beta,xO,b
move bl,x:state
move x:indexcnt,xO
add xO,a
)hnum,xO
;check for neg edge
;neg edge
;check value of phnum
;phnum is positive
;phnum is zero
;phnum is negative so drive filter
;with fitout - 2*phnum*fltout
tate,yO
;phnum is zero so tri-state filter input
;phnum is positive so drive filter with
;fltout + (0.5 - fltout)*phum*2
x:flt_out,yO
x:state,yO
;update output
;save filter output
;properly line up filter
;output (includes gain of 2 &
;32, and shifting down 10 to
;line up with decimal being to
;right of 14th bit
;update state
;save state
;add the filter output to indexcnt
ngedrf
x:state,a
al,x:flt_out
#fltshft,a,a
chgang
#0.5,a
x:flt_out,yO
yO,a
al,yO
xO,yO,a
#1,a,a
yO,a
al,xO
#charlie,yO,a
#delta,xO,a
al ,x:fit out
#fltshft,a,a
decay
hold
grow
update
chgang
and #ic_mod,a
move al,x:indexcnt
asr #indexshft,a,a
rnd a
move al,x:indexp
move x:indexcnt,xO
move #multl,rl
move #indexl,r2
move #-1,ml
move #-l,m2
move x:(rl)+,y0
;modulo math to ensure indexcnt stays within
;N
;store indexcnt
;round decimal portion of
;indexcnt
;and store as indexp
;load indexcnt into x0
;load address of multl into rl
;load address of index1 into r2
;rl = linear addressing
;r2 = linear addressing
;move contents of multl into yO
do #(channelnum) ,indx_lp
mpy x0,y0,a x:(rl)+,yO
asl #(23-indexshft),a,a
a
#idmod,a
al,x:(r2)+
x:phnum,a
x:addons,x0
xO,a
#0.5,a
#3,sr,ckopol
#0.5,b
bl,x:phnum
xl,x:addons
;multiply index w/mult and get
;new mult
;shift up result so it's entirely in
;al
;round decimal portion
;modulo math to ensure value between 0 & N
;store result in proper index variable
;add addons to phnum for next time step
;check that phnum is not greater than 0.5
#-0.5,a ;check that phnum is not less than -0.5
#3,sr,pll_end
#-0.5,a
b al,x:phnum ;save phnum
bl,x:addons ;clear addons
;return
include 'ada init.asm'
include 'parport.asm'
indx lp
ckopol
pll_end
rnd
and
move
move
move
add
cmp
jset
move
move
move
rts
cmp
jclr
move
clr
move
rts
1000
include 'pcfilt.asm'
D.2 ada-init.asm
page 132,60
****************************************************************************
ADA INIT.ASM Ver.2.0
Example program to initialize the CS4215
Copyright (c) MOTOROLA 1995, 1996
Semiconductor Products Sector
Digital Signal Processing Division
History: to
14 June 1996: RLR/LJD - ver.1.0
portc usage:
bit8: SSI TX (from DSP to Codec)
bit7:
bit6: 20
bit5:
bit4: codec reset (from DSP to Codec)
bit3:
bit2: data/control bar
0 =control
1=data
:***** initialize the CS4215 codec *****
30
PROGRAM OUTLINE:
;1 program fsync and sclk == output
;2 write pcO = 0 (control mode)
;3 send 64 bit frame x times, with dcb bit = 0, keep doing until read back as 0
;4 send 64 bit frame x times, with dcb bit = 1, keep doing until read back as 1
;5 re-program fsync and sclk == input
;6 write pcO = 1 (data mode) 40
;7 receive/send data (echo slots 1,2,3,4; slots 5,6,7,8 == constants)
initialize ssi -- fsync and sclk ==> outputs
100
org p:
ada init
movep #$0000,x:M PCRC
movep #$103807,x:M_CRA0
movep #$ff313C,x:M_CRB0
movep #$0003,x:MPRRC
movep #$0,x:M_PDRC
;---- reset delay for codec ----
do #1000,_delay_loop
rep #2000
nop
_delay_loop
bset #0,x:M_PDRC
movep #$0008,x:MIPRP
andi #$FC,mr
; turn off ESSIO port (for now)
; 40MHz/16 = 2.5MHz SCLK,
; WL=16 bits, 4W/F
; RIE,TIE,RLIE,TLIE,RE,TE,
; sc2/sck outputs
; setup pd0 and pdl as gpio output
; send out a 0 on DC~ and RST_CODEC~
; 100 us delay (assuming 40MHz VCO)
; sends out a 1 on pd0 (rstcodec=1)
; set interrupt priority level for
; ESSIO to 1
; enable interrupts
--- set up buffer with control mode data
move #CTRLWD_12,xO
move xO,x:TX BUFFBASE
move #CTRL_WD 34,x0
move xO,x:TX BUFF_BASE+1
move #CTRLWD 56,x0
move x0,x:TXBUFF_BASE+2
move #CTRL WD 78,x0
move xO,x:TXBUFFBASE+3
movep #$003C,x:MPCRC ;turn on ESSIO except for scO and sc2
; CLB == 0
jclr #3,x:M_SSISRO,*
jset #3,x:MSSISRO,*
jclr #3,x:M_SSISRO,*
jset #18,x:RX_BUFFBASE,*
wait until
wait until
wait until
loop until
rx frame bit==1
rx frame bit==0
rx frame bit==1
CLB set
; CLB == 1 90
bset #18,x:TXBUFF_BASE
do #4,_init_loopB
jclr #2,x:M_SSISRO,*
jset #2,x:M_SSISRO,*
init_loopB
movep #$0000,x:MPCRC
;set CLB
; wait until tx frame bit==l
; wait until tx frame bit==0
; disable ESSIO
now CLB should be 1 -- re-program fsync and sclk direction (i/p) -- also,
101
circular buffer pointers for echoing data r0=current, rl=old data to send
1 frame later
movep #$103807,x:M_CRAO
#$FF310C,x:M_CRBO
#$0003,x:M_PDRC
#$003C,x:MPCRC
40MHz/16 = 2.5MHz SCLK,
; WL=16 bits, 4W/F
; sckd and fsync (sc02) as inputs
; D/C- pin = 1 ==> data mode
; turn on ESSIO except for scO and sc2
.*****************************************************************************
SSIO ISR.ASM Ver.2.0
Example program to handle interrupts through
the 56303 SSIO to move audio through the CS4215
Copyright (c) MOTOROLA 1995, 1996
Semiconductor Products Sector
Digital Signal Processing Division
upon entry:
R6 must be the stack pointer
corrupts:
History:
14 June 1996: RLR/LJD - vei
changed 7 October 1997 by Craig Abler
routine now treats r6 and m6 as the addressing vectors for
the ssi tx and rx buffers.
.******************************************************************************
S----the actual interrupt service routines (ISRs) follow:
;************************ SSI TRANSMIT ISR *********************************
r
bclr #4,x:M_SSISRO
move x:TX_PTR,r6
move #3,m6
movep x:(r6)+,x:M_TXOO
move r6,x:TXPTR
; Read SSISR to clear exception flag
; explicitly clears underrun flag
; Load the pointer to the tx buffer.
; SSI transfer data register.
; Update tx buffer pointer.
rti
********************** SSI TRANSMIT LAST SLOT ISR **************************
ssi txls isr
move #TX_BUFF_BASE,r6
move r6,x:TXPTR
; Reset pointer.
; Reset tx buffer pointer just in
; case it was corrupted.
102
movep
movep
movep
rts
ssitxeisi
ssi tx isr
:************************** SSI receive ISR ********************************
ssi rxeisr
bclr #5,x:M_SSISRO
ssi rxisr
move x:RX PTR,r6
move #3,m6
movep x:MRXO,x:(r6)+
move r6,x:RX_PTR
; Read SSISR to clear exception flag
; explicitly clears overrun flag
; Load the pointer to the rx buffer.
; Read out received data.
; Update rx buffer pointer.
;********************** SSI receive last slot ISR ***********************
ssi rxls_isr
move #RX_BUFFBASE,r6
move r6,x:RXPTR
move x:rx_head,r6
move #(smplbfsz-1) ,m6
move x:RX_BUFF BASE,n6
move n6,x:(r6)+
move x:RX BUFF BASE+1,n6
move n6,x:(r6)+
move r6,x:rx_head
move al,x:accumbuf
move a0,x:accumbuf+l
move x:numoitm,a
add #1,a
move al,x:numoitm
move x:accumbuf,a
move x:accumbuf+l,a0
; Reset rx buffer pointer just in
; case it was corrupted.
; Update rx buffer pointer.
;load rx_head buff
;put the samples from the two a/d
;channels into the rxbuf
;update rxhead
;save contents of accumulator
;increment numoitm
;restore accumulator
D.3 parport.asm
org p:
portinit
movep #$000100,x:MHDDR
movep #$000000,x:M HDR
movep #$000001,x:MHPCR
jset #10,x:M_HDR,*
jset #10,x:M_HDR,wtfrbt
jset #10,x:MHDR,wtfrbt
;sel, strobe, and dataO-7 are inputs
;ack is output
;set ack low
;enable host port as GPIO
;wait for computer to bring select low
;after boot up
;checking 3 times provides debouncing
103
wtfrbt
movep x:M_IPRC,a
or #$000007,a
movep al,x:M_IPRC
rts
movep #$0001ff,x:M_HDDR
do #outbfsz,output
move x:(rl)+,a0
do
asl
or
movep
#2,shftsnd
#8,a,a
#$100,a
al,x:M_HDR
btst #9,x:M_HDR
jclr #9,x:M_HDR,*
jclr #9,x:M_HDR,tretma
jclr #9,x:M_HDR,tretma
jset
jset
jset
nop
nop
#9,x:M_HDR,*
#9,x:M_HDR,tretmb
#9,x:M_HDR,tretmb
movep xl,x:M_HDR
movep #$000100,x:MHDDR
;irqa=neg edge, level=2
;set dataO-7 as outputs
;outbfpt already in rl, so load sample
;to go out into aO
;shift 8 bits to be sent into al
;write data to bus and bring ack high
;false bit check needed after writing
;to an input
;check for low to high transition on
;strobe
;check for high to low transition on
;strobe
;padding because jset instruction as
;last in do loop did weird things
;nested loops can't have same
;termination address
;bring ack back low
;set dataO-7 back to inputs
movep #$000100,x:M_HDDR
jset #9,x:M_HDR,*
jset #9,x:M_HDR,datavld
jset #9,x:M_HDR,datavld
jset #O,x:M_HDR,gocmd
move
jmp
xl,x:stopflg
release
;set data lines to inputs just in case
;wait for high to low transition on
;strobe. means data is valid
;read port.
;OxO1 corresponds to go command
;store zero in stopflg
gocmd
104
outport
tretma
tretmb
shftsnd
output
talktome
datavld
move yl,x:stopflg
jset #10,x:MHDR,*
jset #10,x:MHDR,release
jset #10,x:MHDR,release
;wait for select to go low
;signals that computer is done with
;port
equ 4241128
equ -4134257
equ 4181082
equ 8253559
equ -8253560
equ 8118511
;coeff for lag compensator
;coeff for hpf
org x:$000740
;state variables for channel 1
;state variables for channel 2
org p: 20
; Phase correcting high-pass filter routine.
; Value to be filtered is in xO.
; Address pointer pointing to state variables
; in rl. R1 should point to hpf state (sta) first.
; Filtered value placed back in xO
x:(rl),a
#hpfnuml,xO,a
al,yO
#hpfnum2,x0,a
#hpfden,yO,a
al,x:(rl)+
move x:(rl),a
;Load hpf state into a
;calculate output
;move output to yO
;update hpf state
;load laga state into a
105
release
D.4 pcfilt.asm
Ignuml
Ignum2
Igden
hpfnuml
hpfnum2
hpfden
chlista
chl stb
chl stc
ch2_sta
ch2 stb
ch2 stc
pcfilt
move
macri
move
mpyi
macri
move
;store one in stopflg
macri #1gnuml,yO,a
asl #1,a,a
move al,xO
#1gnum2,yO,a
#1gden,xO,a
al,x:(rl)+
x:(rl),a
#1gnuml,xO,a
#1,a,a
move al,yO
#1gnum2,xO,b
#1gden,yO,b
bl,x:(rl)
move al,xO
;calculate output
;multiply output by 2 since
;coeff are divided by 2
;put output in xO
;update laga state
;load lagb state into a
;calculate output
;multiply output by 2 since
;coeff are divided by 2
;put output in yO
;update lagb state
;put result in xO
D.5 bootloader.asm
bootgo
movep #$040001,x:M_PCTL
movep #AAR1V,x:M AAR1
movep #BCRV,x:MBCR
move #-1,mO ;mO
; set DSP to run at 34 MHz
; set up flash space to be mapped from
; x:$10000 to x:$lffff
; (size 65536 bytes)
; 12 wait states in AAR1 domain,
; 1 wait state elsewhere
doesn't seem to clear on reset
; The following code moves the user's code from the flash to P:RAM.
; The users code starts in the 3rd sector of the FLASH at P:$010100
********** ** **********
move #$10103,r2
do
move
asr
loop1
# 3,_loopl
x:(r2)+,a2
#8,a,a
;addr of 1st sec starting addr
;load starting addr of 1st
;section
106
mpyi
macri
move
move
macri
asl
mpyi
macri
move
load
move
move
bootlp
do
move
asr
loop2
move
do
move
asr
loop3
move
and
jset
do
do
move
asr
loop5
jset
jset
p_stff
x stff
y_stff
Istinst
loop4
al,rl
#$10100,r2
# 3 ,_loop 2
x:(r2)+,a2
#8,a,a
al,r3
# 6 ,_1oop 3
x:(r2)+,a2
#8,a,a
aO,rO
#$ffffff,a
#2,sr,done
al ,loop4
#3,_loop5
x:(r2)+,a2
#8,a,a
#1,r3,y_stff
#O,r3,x_stff
move al,p:(rO)+
jmp <lstinst
move al,x:(rO)+
jmp <lstinst
move al,y:(rO)+
;save it in rl
;set r2 to 1st addr of pgrm
;load section type
;store it in r3
;load sec size and starting addr
;sec size in al
;starting addr in aO
;store starting addr in rO
;check for 0 sec size
;read 3 bytes
;sec is y data
;sec is x data
;stuff word
;stuff word
;stuff word
nop
jmp bootlp
done
jmp (rl)
D.6 prgmstff.asm
;execute loaded pgrm
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; PRGMSTFF.ASM - program to load a program from the serial or parallel
; port and store it in the FLASH starting at the 257th byte
; modified from FLASH.ASM
nolist
include 'ioequ.asm'
include 'stffvec.asm'
list
AAR1V EQU $010811 ;value programmed into AAR1 (FLASH Enable)
; (64k bytes FLASH located at x:$010000-$01FFFF)
; compare 8 most significant bits, look for a match with address
; X:0000 0001 xxxx xxx xxxx xxxx, no packing, no muxing, X enabled,
; P and Y disabled, AAR1 pin active low, asynchronous SRAM-type access
BCRV EQU $012581 ; value programmed into BCR
; (12 wait states for AAR1, 1 elsewhere)
org x:$000000
buffer
byt buf ds
endbuf
m,2048
2048
org y:$000000
numoit
numoerr
pollflg
main
org p:$0100
movep #$040001,x:M PCTL
movep #AAR1V,x:M_AAR1
movep #BCRV,x:MBCR
movep #$000801,x:M_TCSR0
movep #$010b82,x:M_SCR
movep #$002037,x:M_SCCR
movep #$000007,x:M_PCRE
; set DSP to run at 34 MHz
; set up flash space to be mapped from
; x:$10000 to x:$lffff
;(size 65536 bytes)
; 12 wait states in AAR1 domain,
; (360ns cycle time)
; 1 wait state elsewhere
;set up TIO for toggling LED
;set up SCI in 10bit asynch mode with
;rx int enabled and tx as open drain
;rx w/exception int enabled
;set for 1200 baud
;set pins as SCI pins, not GPIO pins
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; write the user's
* m*ove
move
move
move
move
move
code into the FLASH.
#$10100,r2
#bytbuf,rO
#2047,m0
#byt_buf,r3
#2047,m3
; user's code begins at flash address $100
;rO is next byte to stuff to FLASH
;r3 is
;byte
movep #$0000cO,x:M_IPRP
andi #$fc,mr
next location to stuff incoming
;SCI interrupt priority level 2
;turn on interrupts
loop
move
cmp
jsclr
jclr
jclr
move
cmp
jsclr
jmpidl
y:numoit,a
#128,a
#3,sr,WRFLASH
#0,y:pollflg,no_idl
#3,x:M_SSR,no_idl
y:numoit,a
#0,a
#2,sr,WR_FLASH
;WRFLASH writes 128 bytes each time
;check if data has started to come in
;check if data has stopped coming in
;check if any bytes left to be written
;write left over bytes
;done
no idl
jmp loop
jmp
.*** $** * * ****
;WR FLASH
This routine writes one 126-byte FLASH sector.
enter with:
r2 pointing to starting PEROM Byte Address from 56303 p.o.v.
rO pointing to first DSP word to save
corrupts:
rO - points to next P:memory location to save
r2 - points to next FLASH byte address to write
WR FLASH
bset #MDO,x:M_TCSRO
; disable_protect - Software data Protection routine
.######
disableprotect
move
move
#>$71,x0
x0,x:$15555
; $71 ==> $AA at Flash
;Atmel needs $5555
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;turn led on
move
move
move
move
;--- writes are
dor
move
move
move code
#>$8E,x0
x0,x:$12AAA
#>$41,x0
x0,x:$15555
now enabled
#128,move_code
x:(r0)+,a
al,x:(r2)+
; $8E ==> $55 at Flash
;Atmel needs $2AAA
; $41 ==> $AO at Flash
;Atmel needs $5555
;move 128 bytes
;get byte
;move byte into flash
move y:numoit,a ;decrease numoit by 126 I
sub #128,a
move al,y:numoit
bsr <delay_20m ;wait 20 milliseconds to fi
;program cycle
bclr #M_DO,x:M_TCSRO ;turn led off
rts
;delay 20m --
; 20.15 ms of delay guarantees that the write cycle has finished.
; For Write Pulse Width High to extend 150 us requires a minimum of
; 5100 Icycles for a 33.868 MHz clock. (29.5 ns/Icycle)
; the tWC is 20ms, so we just wait long enough here for the
; write cycle to have started AND finished...
delay_20m
dor #110, 11 ;110 x 207us = 22.7 ms
move #7000,x0
rep x0 ; 207us delay
nop
nop
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rts
; SCI Interrupt routine.
;Usage:
Expects r3 to be pointing to next available word in wdbuff.
Corrupts b
sci rxe
#6,x:M_SSR
y:numoerr,b
;clear framing error
;count framing errors
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bytes
nish
bclr
move
add #1,b
move bl,y:numoerr
movep x:M_SRXL,x:(r3)
movep x:(r3)+,x:M_STXL
move
add
move
clr
add
move
y:numoit,b
#l1,b
bl,y:numoit
b
#1,b
bl,y:pollflg
;read byte from sci
;and put in bytbuf
;echo byte received
;increment numoit counter
;store 1 in pollflg
D.7 dumbstff.asm
nolist
include 'ioequ.asm'
list
AAROV EQU $008911 ; value programmed into AAR0 (SRAM Enable)
; (32k words ext. SRAM located at x:$008000-$O0FFFF)
; compare 9 most significant bits, look for a match with address
; X:0000 0000 1xxx xxx xxxx xxxx, no packing, no muxing, X enabled,
; P and Y disabled, AARO pin active low, asynchronous SRAM-type access
10
AAR1V EQU $010811 ; value programmed into AAR1 (FLASH Enable)
; (64k bytes FLASH located at x:$010000-$01FFFF)
; compare 8 most significant bits, look for a match with address
; X:0000 0001 xxxx xxx xxxx xxxx, no packing, no muxing, X enabled,
; P and Y disabled, AAR1 pin active low, asynchronous SRAM-type access
BCRV EQU $012581 ; value programmed into BCR
; (12 wait states for AAR1, 1 elsewhere)
org p:$f8*********************************
org p:$f84
main
#$040001,x:M PCTL
#AAROV,x:M_AARO
#AAR1V,x:M_AAR1
; set DSP to run at 34 MHz
; maps SRAM from x:$1000-$7fff
; set up flash space to be mapped from
; x:$10000 to x:$lffff
;(size 65536 bytes)
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sci rx
movep
movep
movep
movep #BCRV,x:M BCR
movep #$000801,x:M_TCSRO
move #-l,mO
move
move
move
move
do
move
move
do
move
lsr
do
move
do
move
lsr
#$10100,r2
#$8000,rO
#$0,r3
#O,xO
#6,loop 1
xO,x:(rO)+
#$f84,a
#3,loop_2
al,x:(rO)+
#8,a
#$f84,loop_3
p:(r3)+,a
# 3 ,loop4
al,x:(rO)+
#8,a
nop
; 12 wait states in AAR1 domain,
; (360ns cycle time)
; 1 wait state elsewhere
;set up led for blinking
;mO doesn't seem to reset
;r2 points at first open FLASH address
;rO points at first SRAM address
;r3 points at first p memory address
;p memory
;starting at addr 0
;$f84 words in section
;load p memory into sram
;nested loops can't have same termination address
move #0,r3 ;rO points at first x memory address
move
Isr
do
move
lsr
move
do
move
move
do
move
lsr
#1,a
#16,a
#3,loop_5
al,x:(rO)+
#8,a
#O,xO
# 3 ,loop_6
x0,x:(rO)+
#2048,a
#3,loop_7
al,x:(rO)+
#8,a
;x memory
;starting at addr 0
;2048 words in section
loop_7
do # 2 0 4 8 ,loop_8
move x:(r3)+,a
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loop_l
loop_2
loop_4
loop_3
loop_5
loop_6
# 3 ,loop_9
al,x:(rO)+
#8,a ;load x memory into sram
;nested loops can't have same termination address
move #0,r3
#2,a
#16,a
#3,loop_10
al,x:(rO)+
#8,a
#0,xO
#3,loop_11
xO,x: (rO)+
move
lsr
do
move
lsr
move
do
move
move
do
move
lsr
do
move
do
move
lsr
;y memory
;starting at addr 0 100
;2048 words in section
;load y memory into sram
;nested loops can't have same termination address
#0,xO
#9,loop_15
x0,x:(r0)+
#$8000,r0
# 19 2 ,loop_16
WR FLASH
;store header of zeros to indicate end of
;stored program
;rO points at first address in SRAM
;there are 192 128-byte blocks to write
;WR FLASH
This routine writes one 128-byte FLASH sector.
enter with:
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do
move
lsr
loop_9
loop_8
nop
#2048,a
#3,loop_12
al,x:(rO)+
#8,a
# 2 0 4 8 ,loop_1 3
y:(r3)+,a
# 3 ,loop_14
al,x:(rO)+
#8,a
loop_10
loop_11
loop_12
loop_14
loop_13
loop_15
nop
move
do
move
move
do
jsr
loop_16
jmp
r2 pointing to starting PEROM Byte Address from 56303 p.o.v.
rO pointing to first DSP word to save
corrupts:
rO - points to next P:memory location to save
r2 - points to next FLASH byte address to write
WR FLASH
bset
; disable_protect
disableprotect
move
move
move
move
move
move
--- writes are
dor
move
move
move code
#M_DO,x:M_TCSRO ;turn led on
- Software data Protection routine
#>$71,x0
x0,x:$15555
#>$8E,xO
xO,x:$12AAA
#>$41,x0
x0,x:$15555
now enabled
#128,movecode
x:(r0)+,a
al,x:(r2)+
bsr <delay_20m
bclr #M_DO,x:M_TCSRO
; $71 ==> $AA at Flash
;Atmel needs $5555
; $8E ==> $55 at Flash
;Atmel needs $2AAA
; $41 ==> $AO at Flash
;Atmel needs $5555
;move 128 bytes
;get 3 byte word
;move low byte to flash
;wait 20 milliseconds to finish
;program cycle
;turn led off
; delay_20m --
; 20.15 ms of delay guarantees that the write cycle has finished.
; For Write Pulse Width High to extend 150 us requires a minimum of
; 5100 Icycles for a 33.868 MHz clock. (29.5 ns/Icycle)
; the tWC is 20ms, so we just wait long enough here for the
; write cycle to have started AND finished...
delay_20m
dor
move
rep
nop
nop
;110 x 207us = 22.7 ms#110,_11
#7000,x0
x0 ; 207us delay
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ENDPRG equ *
NUMOWDS equ ENDPRG-main ;number of words in program. this number
;allows one to figure out where to start this
;program in p memory so that it occupies the
;last possible addresses
D.8 bootstff.asm
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.**************************************************************************
BOOTSTFF.ASM - pgrm to load bootloader into first 256 bytes
of FLASH
modified from FLASH.ASM
.**************************************************************************
nolist
include 'ioequ.asm'
list 10
AAR1V EQU $010811 ; value programmed into AAR1 (FLASH Enable)
; (64k bytes FLASH located at x:$010000-$01FFFF)
; compare 8 most significant bits, look for a match with address
; X:0000 0001 xxxx xxx xxxx xxxx, no packing, no muxing, X enabled,
; P and Y disabled, AAR1 pin active low, asynchronous SRAM-type access
BCRV EQU $012581 ; value programmed into BCR
; (12 wait states for AAR1, 1 elsewhere)
org p:$0000
jmp main
org p:$0f9a
;reset vector
;start at
;ensures
;the last
main
movep #$040001,x:M_PCTL
movep #AAR1V,x:M_AAR1
movep #BCRV,x:M_BCR
.************************
bottom of p memory address that
the bootloader program will occupy
possible memory spaces
; set DSP to run at 34 MHz
; set up flash space to be mapped from
; x:$10000 to x:$lffff
;(size 65536 bytes)
; 12 wait states in AAR1 domain,
; (360ns cycle time)
; 1 wait state elsewhere
Write the loader routine
into the boot sector (the 1st 256-bytes) of the FLASH.
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r2=address of flash to write to
r0=address of byte to write to flash
rl=address of boot loader word to write to temp buf
move #$000000,r0
move #BOOT,rl
move #$010000,r2
;rO points to temp buf for unpacking
;bootloader
; first word of bootloader
; first address of FLASH
do #(NUM_OWDS+2),unpack ;loop to unpack entire bootloader
move
move
lsr
move
lsr
move
p:(rl)+,a
al,x:(rO)+
#8,a
al,x:(rO)+
#8,a
al,x:(r0)+
move #$000000,r0
do
bsr
nop
#NUM O BLKS,wr_lp
<WR FLASH
;unpack single word
;reset rO
; put boot sector in flash
;prev instr can't be last in do loop
wr_lp
;--- boot sector written
bra
;WR_FLASH
This routine writes one 128-byte FLASH sector.
enter with:
r2 pointing to starting PEROM Byte Address from 56303 p.o.v.
rO pointing to first DSP word to save
corrupts:
rO - points to next P:memory location to save
r2 - points to next FLASH byte address to write
WR FLASH
disable_protect - Software data Protection routine
disableprotect
move
move
move
move
move
#>$71,x0
x0,x:$15555
#>$8E,xO
x0,x:$12AAA
#>$41,x0
; $71 ==> $AA at Flash
;Atmel needs $5555
; $8E ==> $55 at Flash
;Atmel needs $2AAA
; $41 ==> $AO at Flash
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unpack
move x0,x:$15555
--- writes are now enabled
dor #128,move code
move x:(r0)+,x0
move x0,x:(r2)+
move code
bsr <delay_20m
;Atmel needs $5555
;move 128 bytes
;wait 20 milliseconds to finish
;program cycle
rts
; delay_20m --
; 20.15 ms of delay guarantees that the write cycle has finished.
; For Write Pulse Width High to extend 150 us requires a minimum of
; 5100 Icycles for a 33.868 MHz clock. (29.5 ns/Icycle)
; the tWC is 20ms, so we just wait long enough here for the
; write cycle to have started AND finished...
.*******delay_20m
delay 20m
dor
move
rep
nop
nop
;110 x 207us = 22.7 ms#110,_11
#7000,xO
; 207us delay
; this is the bootstrap loader
; it is loaded into the P:memory at boot time.
; then moves the user's code into 56303 pram beginning at p:0
.*********s***e**s*****s**ssne**************************
dc NUM O WDS
dc bootgo
movep #$040001,x:MPCTL
movep #AAR1V,x:M_AAR1
movep #BCRV,x:M_BCR
move #-1,m0
;storage for size of boot
;storage for address of boot
;start at end of PRAM -(#words-1)
; set DSP to run at 34 MHz
; set up flash space to be mapped from
; x:$10000 to x:$lffff
; (size 65536 bytes)
; 12 wait states in AAR1 domain,
; 1 wait state elsewhere
;mO doesn't seem to clear on reset
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BOOT
bootgo
; The following code moves the user's code from the flash to P:RAM.
; The users code starts in the 3rd sector of the FLASH at P:$010100
move #$10103,r2
do
move
asr
_loop1
#3,_loopl
x:(r2)+,a2
#8,a,a
move al,rl
;addr of 1st sec starting addr
;load starting addr of 1st
;section
;save it in rl
move #$10100,r2
do
move
asr
# 3 ,_loop 2
x:(r2)+,a2
#8,a,a
move al,r3
;set r2 to 1st addr of pgrm
;load section type
;store it in r3
do
move
asr
loop3
#6,_loop3
x:(r2)+,a2
#8,a,a
move aO,rO
and #$ffffff,a
jset #2,sr,done
do
do
move
asr
_loop 5
al,loop4
# 3 ,_100oop 5
x:(r2)+,a2
#8,a,a
jset #l,r3,y_stff
jset #0,r3,x_stff
p_stff
x stff
move
jmp
move
jmp
al,p:(r0)+
<lstinst
al,x:(rO)+
<lstinst
;load sec size and starting addr
;sec size in al
;starting addr in a0
;store starting addr in rO
;check for 0 sec size
;read 3 bytes
;sec is y data
;sec is x data
;stuff word
;stuff word
move al,y:(r0)+
nop
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load
bootlp
_loop2
ystff
lstinst
;stuff word
jmp bootlp
jmp (rl) ;execute loaded pgrm
BOOTEND
NUM O WDS
END PRAM
NUM O BYTS
equ
equ
equ
equ
BOOTEND-bootgo
$fff
(NUMOWDS+2)*3
;number of words in bootloader
;last address of p memory
;number of bytes to write
;to FLASH. this number
;includes the two header
;words which indicate the
;bootloader program size and
;and starting address
NUM O BLKS
BIGOFF
equ (NUMOBYTS-1)/128+1 ;number of FLASH sectors the
;bootloader will occupy
equ END_PRAM-(BOOT_END-main-1) ;offset indicating
;where to start bootstff.asm
;in p memory to ensure that
;the bootloader will occupy
;the last p memory addresses
end main
D.9 thrprt.asm
equ $003000
equ $000800
equ $000000
equ $00
;mask to check if other request lines
;are high
;bit to assert to raise req line
;time to wait after collision
;wait times should be multiplies of
;10 cycles. i.e. first board's
;wait_time = $00, second board's
;wait_time = $Oa, thirds board's
;waittime = $14
;tag to let PC know which board is
;sending data
rg p:
movep #req_high,x:MHDDR ;req3, req2, sel, strobe, ack, and
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loop4
done
req_mask
req_high
waittime
phasetag
p
portinit
movep #$000000,x:M_HDR
movep #$000001,x:M_HPCR
jset #10,x:M_HDR,*
jset #10,x:M_HDR,wtfrbt
jset #10,x:M_HDR,wtfrbt
movep
or
movep
movep
and
jclr
x:MIPRC,a
#$000007,a
al,x:MIPRC
x:MHDR,a
#reqmask,a
#2,sr,outport
movep #reqhigh,x:M_HDR
movep x:M_HDR,a
movep x:MHDR,a
and #req_mask,a
jclr #2,sr,collision
movep x:M HDR,a
and #req_mask,a
jclr #2,sr,collision
movep x:MHDR,a
and #req_mask,a
jclr #2,sr,collision
;data 0-7 are inputs
;reql is an output
;set reql low
;enable host port as GPIO
;wait for computer to bring select low
;after boot up
;checking 3 times provides debouncing
;irqa=neg edge, level=2
;wait for other boards to finish
;using the port
;no one else using the port so grab
;it
;false read needed after writing to
;output
;check for collision three times for
;redundancy
jmp no_collision ;no collision found
#$000000,x:MHDR
#wait_time
outport
;collision found so pull req line low
;wait set amount of time and try
;again
no collision
move
or
or
movep
move
or
or
#$ff,al
#$100,a
#req_high,a
al,x:M HDDR
#phase tag,al
#$100,a
#reqhigh,a
;set data0-7 as outputs
;set ack to output
;keep req output
;put identifying tag onto bus with
;ack and req high
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wtfrbt
outport
collision
movep
rep
nop
jmp
movep al,x:M_HDR
btst #9,x:M_HDR
jset #9,x:M_HDR,*
jset #9,x:M_HDR,debnc
jset #9,x:MHDR,debnc
do #outbfsz,output
move x:(rl)+,a0
do
asl
or
or
movep
#2,shftsnd
#8,a,a
#$100,a
#req_high,a
al,x:M HDR
btst #9,x:MHDR
tretma
jclr
jclr
jclr
tretmb
jset
jset
jset
nop
nop
#9,x:M_HDR,*
#9,x:M_HDR,tretma
#9,x:MHDR,tretma
#9,x:MHDR,*
#9,x:M HDR,tretmb
#9,x:M_HDR,tretmb
movep #reqhigh,x:M_HDDR
movep #$000000,x:MHDR
debnc
talktome
movep #reqhigh,x:M_HDDR
datavld
jset #9,x:M_HDR,*
jset #9,x:M_HDR,datavld
jset #9,x:M_HDR,datavld
jset #O,x:M_HDR,gocmd
move xl,x:stopflg
;set data lines and ack to inputs
;just in case
;wait for high to low transition on
;strobe. means data is valid
;read port.
;0x01 corresponds to go command
;store zero in stopflg
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;false bit check needed after writing
;to an input
;check for high to low transition on
;strobe
;outbfpt already in rl, so load sample
;to go out into aO
;shift 8 bits to be sent into al
;write data to bus with ack and
;req high
;false bit check needed after writing
;to an input
;check for low to high transition on
;strobe
;check for high to low transition on
;strobe
;padding because jset instruction as
;last in do loop did weird things
;nested loops can't have same
;termination address
;set dataO-7 and ack back to inputs
;bring req back low
shftsnd
output
jmp release
move yl,x:stopflg
jset #10,x:M_HDR,*
jset #10,x:M_HDR,release
jset #10,x:MHDR,release
;store one in stopflg
;wait for select to go low
;signals that computer is done with
;port
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gocmd
release
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I.
DSPTALK;
None;
14 January 1998;
01;
Craig Abler;
MIT;
None;
None;
P22V10;
/ ***********************************************************************/
/ * This pal is used to communicate between the parallel port and the DSP */
/***********************************************************************/
/ ** INPUT PINS **/
pin 2 ack;
pin 3 =
pin 4 =
pin 5
nautolf;
nsel;
nrst;
/ ** OUTPUT PINS **/
pin 23 =
pin 22 =
pin 21 =
ackout;
ndspint;
ndsprst;
ack line from DSP */
nautolf line from parallel port */
nsel line from parallel port */
nrst line from parallel port */
ack line to parallel port */
interrupt line for DSP */
reset line for DSP */
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Appendix F
PAL Code
F.1 dsptalk.pld
Name
Partno
Date
Revision
Designer
Company
Assembly
Location
Device
/ ** LOGIC EQUATIONS **/
ackout = ack;
!ndspint = nsel & !nautolf;
!ndsprst = nsel & !nrst;
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Appendix G
Peripheral Software Summary
G.1 Stand Alone Operation
The DPU software is contained in preproc and all of its subroutines. Storing pre-
proc in the DSP56303EVM's FLASH PEROM for stand alone operation requires
the additional programs, bootstff and dumbstff. The flowchart in Figure G-1 helps
summarize the procedure necessary to permanently store preproc. The first step to
Figure G-1: Steps for establishing DPU stand alone operation.
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storing preproc is to run the debugging software. Resetting the DSP through the
debugger clears the DSP's internal, volatile memory prior to loading bootstff. Run-
ning bootstff writes the bootloader to the first two sectors of the PEROM. The DSP
is then reset again and preproc is loaded followed by dumbstff Executing dumbstff
writes preproc, with all of its initialized data to the PEROM starting at the third sec-
tor. The DSP56303EVM is ready for stand alone execution of preproc once dumbstff
finishes running.
G.2 DPU Code Alterations
The MATLAB/OCTAVE scripts lag.m and fircoeff.m make easier some relatively
simple changes to the DPU code. The function lag.m is used to alter the coefficients
for the compensator portion of the phase correcting HPF. A call to lag.m has the form
[lgnuml,lgnum2,lgden] = lag(freq,angle).
The angle argument is the phase delay, in degrees, through the analog HPF in front
of the ADC on the DSP56303EVM. Test points on the evaluation board allow access
to the pins necessary to make this measurement. The freq argument is the frequency,
in Hertz, for which the phase delay measurement was made. The returned values,
lgnuml, lgnum2, and lgden are the coefficients for the compensator. These values
should be used to replace the constants in the Ignuml, Ignum2, and lgden equate
statements of the pcfilt subroutine of the preproc program.
A call to fircoeff.m has the form
fircoeff(breakpoint).
The breakpoint argument is the desired breakpoint of the FIR LPF in Hertz. The
fircoeff function takes this argument and produces a 256 tap FIR filter that has the
desired breakpoint. A sample rate of 9600 Hz is assumed by fircoeff. The taps are
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placed in the file constants.asm. This file can be directly inserted to replace the cur-
rent FIR coefficients in preproc. The current coefficients can be found by looking for
a long string of constants labeled with the word "fir". The fircoeff function DOES
NOT put either this label or the "buffer m,256" label or the "endbuf" label in the
constants.asm file. These labels must be preserved as they are seen in the preproc
program for proper function. Finally, the fircoeff function also plots the frequency
response of the FIR filter generated.
G.3 Viewing Spectral Envelopes
A block of spectral envelope data can be viewed quickly using the comdump.m MAT-
LAB/OCTAVE script. This script takes a block of data up to 256000 bytes in size
and parses it into the eight separate spectral envelope channels. Each channel if then
plotted versus time. The script is in Section B.7 of Appendix B.
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